# The LC-3



### Instruction Set Architecture

- ISA = All of the *programmer-visible* components and operations of the computer
  - memory organization
    - address space -- how may locations can be addressed?
    - addressability -- how many bits per location?
  - register set
    - how many? what size? how are they used?
  - instruction set
    - opcodes
    - data types
    - addressing modes
- ISA provides all information needed for someone that wants to write a program in machine language (or translate from a high-level language to machine language).



### LC-3 Overview: Memory and Registers

#### Memory

■ address space: 2<sup>16</sup> locations (16-bit addresses)

addressability: 16 bits

#### Registers

- temporary storage, accessed in a single machine cycle
  - accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 R7
  - each 16 bits wide
  - how many bits to uniquely identify a register?
- other registers
  - not directly addressable, but used by (and affected by) instructions
  - PC (program counter), condition codes



## LC-3 Overview: Instruction Set

#### Opcodes

- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- **Control** instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear *condition codes*, based on result:
  - ightharpoonup N = negative, Z = zero, P = positive (> 0)

#### Data Types

■ 16-bit 2's complement integer

#### Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: *immediate*, *register*
- memory addresses: *PC-relative*, *indirect*, *base+offset*




## Operate Instructions

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
  - These instructions <u>do not</u> reference memory.
  - ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.
- Will show dataflow diagram with each instruction.
  - illustrates <u>when</u> and <u>where</u> data moves to accomplish the desired operation








Note: Src and Dst could be the <u>same</u> register.




# ADD/AND (Register)





# ADD/AND (Immediate)





## Using Operate Instructions

- With only ADD, AND, NOT...
  - How do we subtract?

■ How do we OR?

■ How do we copy from one register to another?

■ How do we initialize a register to zero?



### Data Movement Instructions

- Load -- read data from memory to register
  - LD: PC-relative mode
  - LDR: base+offset mode
  - LDI: indirect mode
- Store -- write data from register to memory
  - ST: PC-relative mode
  - STR: base+offset mode
  - STI: indirect mode
- Load effective address -- compute address, save in register
  - LEA: immediate mode
  - does not access memory




# PC-Relative Addressing Mode

- Want to specify address directly in the instruction
  - But an address is 16 bits, and so is an instruction!
  - After subtracting 4 bits for opcode and 3 bits for register, we have <u>9 bits</u> available for address.
- Solution:
  - Use the 9 bits as a *signed offset* from the current PC.
- $9 \text{ bits} \div 256 \leq \text{ offset} \leq +255$
- Can form any address X, such that:  $PC 256 \le X \le PC + 255$
- Remember that PC is incremented as part of the FETCH phase;
- This is done <u>before</u> the EVALUATE ADDRESS stage.




# LD (PC-Relative)





# ST (PC-Relative)






## Indirect Addressing Mode


- With PC-relative mode, can only address data within 256 words of the instruction.
  - What about the rest of memory?
- Solution #1:
  - Read address from memory location, then load/store to that address.
- First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.







# STI (Indirect)






## Base + Offset Addressing Mode

- With PC-relative mode, can only address data within 256 words of the instruction.
  - What about the rest of memory?
- Solution #2:
  - Use a register to generate a full 16-bit address.
- 4 bits for opcode, 3 for src/dest register, 3 bits for *base* register -- remaining 6 bits are used as a *signed offset*.
  - Offset is *sign-extended* before adding to base register.




# LDR (Base+Offset)





# STR (Base+Offset)





### Load Effective Address


Computes address like PC-relative (PC plus signed offset) and stores the result into a register.

Note: The <u>address</u> is stored in the register, not the contents of the memory location.



# LEA (Immediate)

LEA 1 1 0 Dst PCoffset9





|       | Instruction       | Comments   |
|-------|-------------------|--|
| x30F6 | 11100011111111111 | $R1 \leftarrow PC - 3 = x30F4$   |
| x30F7 | 0001010001101110  | $R2 \leftarrow R1 + 14 = x3102$  |
| x30F8 | 00110101111111111 | $M[PC - 5] \leftarrow R2$ $M[x30F4] \leftarrow x3102$                  |
| x30F9 | 010101010100000   | R2 ← 0   |
| x30FA | 0001010010101     | $R2 \leftarrow R2 + 5 = 5$   |
| x30FB | 0111010001001110  | $M[R1+14] \leftarrow R2$ $M[x3102] \leftarrow 5$                       |
| x30FC | 10100111111111111 | $R3 \leftarrow M[M[x30F4]]$ $R3 \leftarrow M[x3102]$ $R3 \leftarrow 5$ |

opcode



### Control Instructions

Used to alter the sequence of instructions (by changing the Program Counter)

#### Conditional Branch

- branch is *taken* if a specified condition is true
  - signed offset is added to PC to yield new PC
- else, the branch is *not taken* 
  - PC is not changed, points to the next sequential instruction

#### Unconditional Branch (or Jump)

always changes the PC

#### TRAP

- changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after TRAP)

### Condition Codes

- LC-3 has three condition code registers:
  - N -- negative
  - Z -- zero
  - P -- positive (greater than zero)
- Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)
- Exactly one will be set at all times
  - Based on the last instruction that altered a register



### Branch Instruction


- Branch specifies one or more condition codes.
- If the set bit is specified, the branch is taken.
  - PC-relative addressing:


    target address is made by adding signed offset (IR[8:0])

    to current PC.
  - Note: PC has already been incremented by FETCH stage.
  - Note: Target must be within 256 words of BR instruction.
- If the branch is not taken, the next sequential instruction is executed.



# BR (PC-Relative)






What happens if bits [11:9] are all zero? All one?



## Using Branch Instructions

#### ■ Compute sum of 12 integers.

Numbers start at location x3100. Program starts at location x3000.






# Sample Program

| Address  | Instruction  | Comments  |
|--|--|---|
| x3000  | 111000111111111  | $R1 \leftarrow x3100 (PC + 0xFF)$   |
| x3001  | 0101011011100000   | <i>R3</i> ← <i>0</i>  |
| x3002  | 0101010010100000   | R2 ← 0  |
| x3003  | 00010100101100   | R2 ← 12   |
| x3004  | 000001000000101  | If Z, goto x300A (PC+5)   |
| x3005  | 011010000100000  | Load next value to R4   |
| x3006  | 0001011011000001   | Add to R3   |
| x3007  | 00010010001  | Increment R1 (pointer)  |
| X3008  | 000101001011111  | Decrement R2 (counter)  |
| x3009  | 0000111111111010   | Goto x3004 (PC-6)   |
| x3003<br>x3004<br>x3005<br>x3006<br>x3007<br>X3008 | 00010100101100<br>00000010000000101<br>0110100001000000<br>0001011011000001<br>000101001111111 | R2 ← 12  If Z, goto x300A (PC)  Load next value to I  Add to R3  Increment R1 (points)  Decrement R2 (counts) |



- Jump is an unconditional branch -- <u>always</u> taken.
  - Target address is the contents of a register.
  - Allows any target address.







|      | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6  | 5   | 4   | 3   | 2  | 1 | 0 |
|------|----|----|----|----|----|----|---|---|---|----|-----|-----|-----|----|---|---|
| TRAP | 1  | 1  | 1  | 1  | 0  | 0  | 0 | 0 |   | t: | raj | PVE | ect | :8 |   |   |


■ Calls a service routine, identified by 8-bit "trap vector."

| vector | routine                             |
|--------|-------------------------------------|
| x23    | input a character from the keyboard |
| x21    | output a character to the monitor   |
| x25    | halt the program                    |

- When routine is done,PC is set to the instruction following TRAP.
- (We'll talk about how this works later.)



- Count the occurrences of a character in a file
  - Program begins at location x3000
  - Read character from keyboard
  - Load each character from a "file"
    - **■** File is a sequence of memory locations
    - Starting address of file is stored in the memory location immediately after the program
  - If file character equals input character, increment counter
  - $\blacksquare$  End of file is indicated by a special ASCII value: EOT (x04)
  - At the end, print the number of characters and halt (assume there will be less than 10 occurrences of the character)
- A special character used to indicate the end of a sequence is often called a sentinel.
  - Useful when you don't know ahead of time how many times to execute a loop.





# Program (1 of 2)

| Address |      | Instruction     | Comments                       |
|---------|------|-----------------|--------------------------------|
| x3000   | 0101 | 010 010 1 00000 | $R2 \leftarrow 0$ (counter)    |
| x3001   | 0010 | 011 000010000   | $R3 \leftarrow M[x3012] (ptr)$ |
| x3002   | 1111 | 0000 00100011   | Input to R0 (TRAP x23)         |
| x3003   | 0110 | 001 011 000000  | $R1 \leftarrow M[R3]$          |
| x3004   | 0001 | 100 001 1 11100 | $R4 \leftarrow R1 - 4 (EOT)$   |
| x3005   | 0000 | 010 000001000   | If Z, goto x300E               |
| x3006   | 1001 | 001 001 1 11111 | $R1 \leftarrow NOTR1$          |
| x3007   | 0001 | 001 001 1 00001 | $R1 \leftarrow R1 + 1$         |
| X3008   | 0001 | 001 001 0 00000 | $R1 \leftarrow R1 + R0$        |
| x3009   | 0000 | 101 000000001   | If N or P, goto x300B          |




| Address |                          | Instruction     | Comments                          |  |  |  |  |
|---------|--------------------------|-----------------|-----------------------------------|--|--|--|--|
| x300A   | 0001                     | 010 010 1 00001 | $R2 \leftarrow R2 + 1$            |  |  |  |  |
| x300B   | 0001                     | 011 011 1 00001 | $R3 \leftarrow R3 + 1$            |  |  |  |  |
| x300C   | 0110                     | 001 011 000000  | $R1 \leftarrow M[R3]$             |  |  |  |  |
| x300D   | 0000                     | 111 111110110   | Goto x3004                        |  |  |  |  |
| x300E   | 0010                     | 000 00000100    | $R0 \leftarrow M[x3013]$          |  |  |  |  |
| x300F   | 0001                     | 000 000 0 00010 | $R\theta \leftarrow R\theta + R2$ |  |  |  |  |
| x3010   | 1111                     | 0000 00100001   | Print R0 (TRAP x21)               |  |  |  |  |
| x3011   | 1111                     | 0000 00100101   | HALT (TRAP x25)                   |  |  |  |  |
| X3012   | Starting Address of File |                 |                                   |  |  |  |  |
| x3013   | 000                      | ASCII x30 ('0') |                                   |  |  |  |  |

#### Filled arrow

= info to be processed.

#### **Unfilled arrow**

= control signal.





#### Global bus

- special set of wires that carry a 16-bit signal to many components
- inputs to the bus are "tri-state devices," that only place a signal on the bus when they are enabled
- only one (16-bit) signal should be enabled at any time
  - control unit decides which signal "drives" the bus
- any number of components can read the bus
  - register only captures bus data if it is write-enabled by the control unit

#### Memory

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)



#### ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus.
  - used by condition code logic, register file, memory

#### Register File

- Two read addresses (SR1, SR2), one write address (DR)
- Input from bus
  - result of ALU operation or memory read
- Two 16-bit outputs
  - used by ALU, PC, memory address
  - data for store instructions passes through ALU



#### PC and PCMUX

Three inputs to PC, controlled by PCMUX

PC+1 – FETCH stage

Address adder – BR, JMP

bus – TRAP (discussed later)

#### MAR and MARMUX

Two inputs to MAR, controlled by MARMUX

- 1. Address adder LD/ST, LDR/STR
- 2. Zero-extended IR[7:0] -- TRAP (discussed later)



#### Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them (LD.CC)
  - only certain instructions set the codes (ADD, AND, NOT, LD, LDI, LDR, LEA)

#### ■ Control Unit – Finite State Machine


- On each machine cycle, changes control signals for next phase of instruction processing
  - who drives the bus? (GatePC, GateALU, ...)
  - which registers are write enabled? (LD.IR, LD.REG, ...)
  - which operation should ALU perform? (ALUK)
  - ...
- Logic includes decoder for opcode, etc.



#### ADD:

MAR <- PC, PC <- PC+1 MDR <- MEM[MAR] IR <- MDR **DECODE** 

GPR[IR[11:9]] <- GPR[IR[8:6]] + GPR[IR[2:0]], setCC()






### Register Transfer Language (RTL)

#### LD:

MAR <- PC, PC <- PC + 1
MDR <- MEM[MAR]
IR <- MDR
DECODE
MAR <- PC + sext(IR[8:0])
MDR <- MEM[MAR]
GPR[IR[11:9]] <- MDR, setCC()





### Register Transfer Language (RTL)

#### STR:

MAR <- PC, PC <- PC + 1

MDR <- MEM[MAR]


IR <- MDR

**DECODE** 

MAR <- GPR[IR[8:6]] + sext(IR[5:0])

MDR <- GPR[IR[11:9]]

MEM[MAR] <- MDR





### Register Transfer Language (RTL)

#### JSR:

MAR <- PC, PC <- PC + 1
MDR <- MEM[MAR]
IR <- MDR
DECODE
R7 <- PC
PC <- PC + sext(IR[10:0])

