Low-Power gate decomposition

for spatially correlated temporal-dependent input vector

Jan Láník

Verimag and Atrenta

21th October 2013





Switching reduction in sequential circuits

The dynamic power of CMOS gate:


$$P = \frac{1}{2} V_{dd}^2 C_i E_i f$$

Idea: to reassemble the circuit in such a way that the average activity E_i is reduced.

- software level
- behavioral level
- component level
- netlist level
 - clock gating
 - combinational synthesis
 - technology decomposition



Technology decomposition



Our method

