Static Scheduling of Latency Insensitive Designs with Lucy-n

Louis Mandel

LRI, Université Paris-Sud 11

INRIA Paris-Rocquencourt

Florence Plateau

LRI, Université Paris-Sud 11

Presently at Prove & Run

Marc Pouzet DI, École Normale Supérieure

INRIA Paris-Rocquencourt

FMCAD 2011



Sampling



 $\mathit{clock}(\mathtt{x} \text{ when } \mathtt{w2}) = \mathit{clock}(\mathtt{x}) \textit{ on } w_2$

Definition:

Composition



 $\mathit{clock}(\mathtt{x}) = \mathit{clock}(\mathtt{y}) = \mathit{clock}(\mathtt{z})$

Composition



x	2	5		3		7	9	4		6	• • •
У	5		3		2	2	0		2	1	•••
z = x + y											



Communication through a bounded buffer:

the input's clock must be adaptable to the output's clock

 $w_1 \quad <: \quad w_2$

Adaptability relation:

- Precedence: writings must occur before readings
- Synchronizability: writings and readings must have the same rate

Typing



- 4 let node plus_plus (x,y) = o where
- 5 rec z = x + y
- 6 and t = z when (10)
- 7 and t'= buffer(t)
- and r = y when (01)
- 9 and o = t' + r

Typing



4 let node plus_plus (x,y) = o where 5 rec z = x + y 6 and t = z when (10) 7 and t'= buffer(t) 8 and r = y when (01) 9 and o = t' + r val plus_plus : (int * int) -> int

val plus_plus :: forall 'a. ('a * 'a) -> 'a on (01)

Buffer line 7, characters 11-21: size = 1

Application to Latency Insensitive Designs

Latency Insensitive Design [Carloni et al. 2001]

Method used to design synchronous circuits that tolerate data transfer latency

- design synchronous IPs and interconnect them
 - \triangleright at each instant, each IP is activated
 - > at each activation, an IP consumes a token on each input and produces a token on each output
 - ▷ data transfer between each IP takes one instant
- ► add relay stations on the wires and shell wrappers around IPs
 - \triangleright relay-station = split a wire into two pieces
 - \triangleright shell wrapper = buffers on inputs + a controller to activate the IP

Question: when do IPs have to be activated by their controller ?

Existing answers:

- ► elastic circuits dynamic schedule [Carloni et al. 2001, Carmona et al. 2009]:
 - ▷ every wire is transformed into a channel carrying data and control bits
 - bits and applying an ASAP strategy
 - ▷ a back pressure protocol must be used to avoid buffer overflows
- static schedule [Casu et al. 2004, Boucaron et al. 2007, Carmona et al. 2009]:
 - ▷ computation of an explicit schedule
 - avoids additionnal control pathes and runtime overhead of dynamic schedule
 - maximizes rate (by computing sufficient buffer sizes)
 - ▷ minimizes buffer sizes (by choosing other strategies than ASAP)

Modeling Latency Insensitive Designs with Lucy-n

Wire



Relay station



Shell wrapper



Example: composition of ip_A and ip_B



Schedule computed by the compiler

val ip_{AB} :: forall 'a. 'a on (10) -> 'a on (01)

Example: composition of ip_A and ip_B



Schedule computed by the compiler

val ip_{AB} :: forall 'a. 'a on (10) -> 'a on (01)

Better throughput obtained with the help of the user (option -nbones 2): val ip_{AB} :: forall 'a. 'a on (110) -> 'a on (011)

Composition of Statically Scheduled IPs



Schedule computed by the compiler

```
val ip_AAB :: forall 'a. 'a on (1100) -> 'a on 0001(1001)
```

The Lucy-n compiler can schedule IPs that do not necessarily consume a token on each input and produce a token on each output at each activation.

MPEG-2 video encoder [Carloni et al. 2002, Casu et al. 2004]

