Hybrid Verification of a Hardware Modular Reduction Engine

Jun Sawada, Peter Sandon, Viresh Paruthi, Jason Baumgartner,Michael Case, Hari Mony

IBM Austin Research Laboratory IBM System and Technology Group

November 2, 2011

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Hybrid Verification of a Hardware Modular Reduction Engine

IBM Corporation

Outline

- Motivation
- Verification Tool
- Verification of Modular Reduction
- Results and Observation

< □ > < □ > < 三</p>

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine - <ロ> <四> <日> <日> (四> <ロ>

IBM Corporation

 Cryptography is a central feature of modern network computing.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine IBM Corporation

Image: Image:

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA

< 🗇 🕨

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA
 - Public key encryption/decryption
 - Different keys for encryption and decryption
 - e.g. RSA, PNG

< 17 >

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA
 - Public key encryption/decryption
 - Different keys for encryption and decryption
 - e.g. RSA, PNG
- Public key encryption is based on modular arithmetic such as

< 17 ▶

IBM Corporation

Modular reduction A mod N

IBM Corporation

A (1) > A (1) > A

A Brief Introduction to Cryptography

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA
 - Public key encryption/decryption
 - Different keys for encryption and decryption
 - e.g. RSA, PNG
- Public key encryption is based on modular arithmetic such as
 - Modular reduction A mod N
 - Modular inverse A⁻¹ mod N

IBM Corporation

A Brief Introduction to Cryptography

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA
 - Public key encryption/decryption
 - Different keys for encryption and decryption
 - e.g. RSA, PNG
- Public key encryption is based on modular arithmetic such as

< 同 → < 三

- Modular reduction A mod N
- Modular inverse A⁻¹ mod N
- Modular exponentiation A^B mod N

- Cryptography is a central feature of modern network computing.
- There are two types of cryptographic algorithms
 - Symmetric key encryption/decryption
 - Same key/algorithm for encryption and decryption
 - e.g. AES, SHA
 - Public key encryption/decryption
 - Different keys for encryption and decryption
 - e.g. RSA, PNG
- Public key encryption is based on modular arithmetic such as
 - Modular reduction A mod N
 - Modular inverse A⁻¹ mod N
 - Modular exponentiation A^B mod N
 - Montgomery multiplier accelerates A^B mod N computation.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Hybrid Verification of a Hardware Modular Reduction Engine

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*
 - Performs modular math for public key encryption.

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*
 - Performs modular math for public key encryption.
 - Used for encryption acceleration.

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*
 - Performs modular math for public key encryption.
 - Used for encryption acceleration.
 - Takes up to 4096-bit operands

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*
 - Performs modular math for public key encryption.
 - Used for encryption acceleration.
 - Takes up to 4096-bit operands
 - Long delays: Thousands of clock cycles for a single operation

- On-chip co-processor that frees up CPU cycles
- Tuned for certain tasks, often computationally expensive ones.
- e.g. Graphic accelerator. Encryption accelerator
- We worked on an *asymmetric math function accelerator*
 - Performs modular math for public key encryption.
 - Used for encryption acceleration.
 - Takes up to 4096-bit operands
 - Long delays: Thousands of clock cycles for a single operation
 - Implemented as a finite-state machine.

Verification is a challenge because of the vast state-space due to wide operands and long latency.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine IBM Corporation

Verification is a challenge because of the vast state-space due to wide operands and long latency.

Traditional verification techniques have problems

Simulation is too slow to provide a decent coverage.

Verification is a challenge because of the vast state-space due to wide operands and long latency.

Traditional verification techniques have problems

- Simulation is too slow to provide a decent coverage.
- Even post-silicon testing is slow because of slow reference model computation by software.

Verification is a challenge because of the vast state-space due to wide operands and long latency.

Traditional verification techniques have problems

- Simulation is too slow to provide a decent coverage.
- Even post-silicon testing is slow because of slow reference model computation by software.
- Bit-level model-checking does not scale to thousands of cycles.

Verification is a challenge because of the vast state-space due to wide operands and long latency.

Traditional verification techniques have problems

- Simulation is too slow to provide a decent coverage.
- Even post-silicon testing is slow because of slow reference model computation by software.
- Bit-level model-checking does not scale to thousands of cycles.
- Very time-consuming to analyze implementation details with a theorem prover.

Image: A math a math

Hybrid Verification Tool

- A hybrid verification tool is a combination of a model checker and a theorem prover.
 - e.g. Intel Forte based on symbolic trajectory evaluation.

< □ > < 同 >

Hybrid Verification Tool

- A hybrid verification tool is a combination of a model checker and a theorem prover.
 - e.g. Intel Forte based on symbolic trajectory evaluation.
- We believe the full potential of hybrid verification tools have not been utilized because:
 - Model checker is not tuned for this kind of proofs.
 - Theorem prover is hard-to-use and time-consuming for many engineers.

< 冊

ACL2SIX

Our tool ACL2SIX is a combination of

- IBM SixthSense Formal Verification Tool (Model Checker)
- ACL2 Theorem Prover

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine <ロト <回ト < 臣

ACL2SIX

- Our tool ACL2SIX is a combination of
 - IBM SixthSense Formal Verification Tool (Model Checker)
 - ACL2 Theorem Prover
- ACL2SIX directly works on hardware given in HDL.
 - A quick translation of properties, not of hardware HDL.
 - The theorem prover does not deal with low-level details of hardware. The model checker abstracts them away.

< 17 >

ACL2SIX Platform Data Flow

User Inputs Property Compilation Verification Translated Hardware ACL2 Driver VHDL Property Verified Property SixthSense Success Complete Proof Fail Counter-Example Waveform

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Hybrid Verification of a Hardware Modular Reduction Engine

IBM Corporation

・ロト ・回ト ・ヨト

→ (目) → (目) →

IBM Corporation

ACL2SIX Theorem Example

Theorem to test the output of a 2-stage 32-bit adder.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Hybrid Verification of a Hardware Modular Reduction Engine

IBM Corporation

ACL2SIX Theorem Example

Theorem to test the output of a 2-stage 32-bit adder.

 Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))

Theorem to test the output of a 2-stage 32-bit adder.

 Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))

Theorem to test the output of a 2-stage 32-bit adder.

 Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))

Theorem to test the output of a 2-stage 32-bit adder.

 Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))

IBM Corporation

ACL2SIX Theorem Example

Theorem to test the output of a 2-stage 32-bit adder.

 Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))

Theorem to test the output of a 2-stage 32-bit adder.

- Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))
- Clock cycle is given by (variable + constant delay)

Theorem to test the output of a 2-stage 32-bit adder.

- Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))
- Clock cycle is given by (variable + constant delay)
- Pre-defined and user-defined bit-vector functions can be used.

< (**1**) > < (**1**)

Theorem to test the output of a 2-stage 32-bit adder.

- Bit vectors are accessed by vhdl-sigvec with the syntax: (vhdl-sigvec (DUT) (vector name) (field) (clock cycle))
- Clock cycle is given by (variable + constant delay)
- Pre-defined and user-defined bit-vector functions can be used.
- Directive to call SixthSense from ACL2

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony
Modular reduction engine FSM to compute $A_0 \mod N_0$.

Example: compute 28 mod 5

 $A = 00011100_2$ $N = 00000101_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Modular reduction engine FSM to compute $A_0 \mod N_0$.

Example: compute 28 mod 5

 $A = 00011100_2$ $N = 00000101_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Modular reduction engine FSM to compute $A_0 \mod N_0$.

Example: compute 28 mod 5

 $A = 00011100_2$ $N = 00000101_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Modular reduction engine FSM to compute $A_0 \mod N_0$.

Example: compute 28 mod 5

 $A = 00011100_2$ $N = 00001010_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Modular reduction engine FSM to compute $A_0 \mod N_0$.

Example: compute 28 mod 5

 $A = 00011100_2$ $N = 00010100_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
 A = 00011100₂
 N = 00010100₂



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
A = 00001000₂
N = 00010100₂



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
 A = 00001000₂
 N = 00001010₂



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5

 $A = 11111110_2$ $N = 00001010_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5

 $A = 11111110_2$ $N = 00000101_2$



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
 A = 00000011₂
 N = 00000101₂



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
 A = 00000011₂
 N = 00000101₂



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

```
Modular reduction engine FSM to compute A_0 \mod N_0.
```

Example: compute 28 mod 5
 A = 00000011₂
 N = 00000101₂

Actual Operands are very long.



Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Modular reduction engine FSM to compute $A_0 \mod N_0$.

- Example: compute 28 mod 5
 A = 00000011₂
 N = 00000101₂
- Actual Operands are very long.
- Many arithmetic operations are repeated in each transition.



Modular reduction engine FSM to compute $A_0 \mod N_0$.

- Example: compute 28 mod 5
 A = 00000011₂
 N = 00000101₂
- Actual Operands are very long.
- Many arithmetic operations are repeated in each transition.
- State transition takes fixed but long clock cycles.



Overall Approach to Verifying a State Transition Machine

Use a divide-and-conquer approach.

- Model checker is used to verify properties over each state transition.
- Theorem prover is used to combine verified properties to form a complete proof, and also reason about high-level math.

Overall Approach to Verifying a State Transition Machine

Use a divide-and-conquer approach.

- Model checker is used to verify properties over each state transition.
- Theorem prover is used to combine verified properties to form a complete proof, and also reason about high-level math.
- Make the model checker to work on bigger, more abstract sub-problems.
 - Hide the hardware details from the theorem prover.
 - Theorem prover requires smaller steps to create a proof.

How Should We Write Properties over State Transition?

Typical state transition with pre-condition P_i and post-condition P_{i+1}:

$$P_i(n) \implies P_{i+1}(n+\Delta_i)$$

• Δ_i is typically constant over 10 but less than 100.

< 口 > < 同

How Should We Write Properties over State Transition?

Typical state transition with pre-condition P_i and post-condition P_{i+1}:

$$P_i(n) \implies P_{i+1}(n+\Delta_i)$$

• Δ_i is typically constant over 10 but less than 100.

- Actual conditions are written at high-level.
 - e.g. Multi-word subtraction is simply written as A N in P_i. The hardware may repeat multiple subtractions over discontinuous data.

IBM Corporation

How Should We Write Properties over State Transition?

Typical state transition with pre-condition P_i and post-condition P_{i+1}:

$$P_i(n) \implies P_{i+1}(n+\Delta_i)$$

• Δ_i is typically constant over 10 but less than 100.

Actual conditions are written at high-level.

 e.g. Multi-word subtraction is simply written as A – N in P_i. The hardware may repeat multiple subtractions over discontinuous data.

Frequently, we need to add global and state invariants to prove

$$(\operatorname{inv}(n) \wedge \operatorname{cond}_i(n) \wedge P_i(n)) \implies P_{i+1}(n + \Delta_i)$$

Invariant definitions are in VHDL and hidden from theorem prover.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Algorithm

1 Convert $P_i(n) \implies P_{i+1}(n + \Delta_i)$ to a circuit and combine it with DUT and the driver. Result is $Q_i(n)$.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine IBM Corporation

・ロト ・回ト ・ヨト・

Algorithm

- **1** Convert $P_i(n) \implies P_{i+1}(n + \Delta_i)$ to a circuit and combine it with DUT and the driver. Result is $Q_i(n)$.
- 2 Simplify $Q_i(n)$ by a number of combinational and sequential logic reduction algorithms. Result is $Q'_i(n)$. If $Q'_i(n) = T$, return.

イロト イヨト イヨト イヨ

Algorithm

- **1** Convert $P_i(n) \implies P_{i+1}(n + \Delta_i)$ to a circuit and combine it with DUT and the driver. Result is $Q_i(n)$.
- 2 Simplify $Q_i(n)$ by a number of combinational and sequential logic reduction algorithms. Result is $Q'_i(n)$. If $Q'_i(n) = T$, return.
- 3 Prove Q'_i(n) by k-induction. Base cases are proved by BMC. Inductive step is proved:
 O:(n) ∧ O:(n + 1) ∧ ... ∧ O:(n + k 1) → O:(n + k)

 $Q_i(n) \wedge Q_i(n+1) \wedge \cdots \wedge Q_i(n+k-1) \implies Q_i(n+k).$

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

Hybrid Verification of a Hardware Modular Reduction Engine

IBM Corporation

(ロ) (回) (E) (E)

Algorithm

- **1** Convert $P_i(n) \implies P_{i+1}(n + \Delta_i)$ to a circuit and combine it with DUT and the driver. Result is $Q_i(n)$.
- 2 Simplify $Q_i(n)$ by a number of combinational and sequential logic reduction algorithms. Result is $Q'_i(n)$. If $Q'_i(n) = T$, return.
- 3 Prove $Q'_i(n)$ by k-induction. Base cases are proved by BMC. Inductive step is proved: $Q_i(n) \land Q_i(n+1) \land \dots \land Q_i(n+k-1) \implies Q_i(n+k).$
- 4 Increase k and repeat Step 3.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony

(ロ) (回) (E) (E)

Algorithm

- **1** Convert $P_i(n) \implies P_{i+1}(n + \Delta_i)$ to a circuit and combine it with DUT and the driver. Result is $Q_i(n)$.
- 2 Simplify $Q_i(n)$ by a number of combinational and sequential logic reduction algorithms. Result is $Q'_i(n)$. If $Q'_i(n) = T$, return.
- 3 Prove $Q'_i(n)$ by k-induction. Base cases are proved by BMC. Inductive step is proved: $Q_i(n) \land Q_i(n+1) \land \dots \land Q_i(n+k-1) \longrightarrow Q_i(n+k)$

$$Q_i(n) \wedge Q_i(n+1) \wedge \cdots \wedge Q_i(n+k-1) \implies Q_i(n+k)$$

4 Increase k and repeat Step 3.

Step 1 is performed by the theorem prover. Step 2-4 by the model checker.

< ロ > < 同 > < 回 > < 回

Generation of Counter-Examples for Induction Proof

 Often an induction proof fails and a counter-example helps debugging.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine



Generation of Counter-Examples for Induction Proof

- Often an induction proof fails and a counter-example helps debugging.
- Counter-example generation is difficult for transformation-based verification tool like SixthSense.
 - An inductive counter-example does not start with an initial state.
 - Some information is lost during transformation.



Generation of Counter-Examples for Induction Proof

- Often an induction proof fails and a counter-example helps debugging.
- Counter-example generation is difficult for transformation-based verification tool like SixthSense.
 - An inductive counter-example does not start with an initial state.
 - Some information is lost during transformation.
- Implemented a trace lifting to reflect true root cause of induction failure.



Data Width	56-bit	256-bit	384-bit	512-bit
Total Time	10442s	20646s	37607s	98199s
Theorem Prover Time	257s	289s	474s	1690s
Property Check Time	10188s	20261s	37139s	97012s
Avg. Time per Prop.	118s	151s	223s	489s
Max Time per Prop.	138s	368s	1232s	3456s

• We finished modular reduction proof up to 512-bit.

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine

Data Width	56-bit	256-bit	384-bit	512-bit
Total Time	10442s	20646s	37607s	98199s
Theorem Prover Time	257s	289s	474s	1690s
Property Check Time	10188s	20261s	37139s	97012s
Avg. Time per Prop.	118s	151s	223s	489s
Max Time per Prop.	138s	368s	1232s	3456s

- We finished modular reduction proof up to 512-bit.
- 1024-bit operation has properties that time-out in 24 hours.

Data Width	56-bit	256-bit	384-bit	512-bit
Total Time	10442s	20646s	37607s	98199s
Theorem Prover Time	257s	289s	474s	1690s
Property Check Time	10188s	20261s	37139s	97012s
Avg. Time per Prop.	118s	151s	223s	489s
Max Time per Prop.	138s	368s	1232s	3456s

- We finished modular reduction proof up to 512-bit.
- 1024-bit operation has properties that time-out in 24 hours.
- Individual property time increases rapidly as both state transition delay and input data increase.

Data Width	56-bit	256-bit	384-bit	512-bit
Total Time	10442s	20646s	37607s	98199s
Theorem Prover Time	257s	289s	474s	1690s
Property Check Time	10188s	20261s	37139s	97012s
Avg. Time per Prop.	118s	151s	223s	489s
Max Time per Prop.	138s	368s	1232s	3456s

- We finished modular reduction proof up to 512-bit.
- 1024-bit operation has properties that time-out in 24 hours.
- Individual property time increases rapidly as both state transition delay and input data increase.
- Most time spent in the model checker.

- We verified a number of modular operations.
 - Modular reduction, modular addition and subtraction.
 - Montgomery multiplier

Sawada, Sandon, Paruthi, Baumgartner, Case, Mony Hybrid Verification of a Hardware Modular Reduction Engine



Image: A math and A

- We verified a number of modular operations.
 - Modular reduction, modular addition and subtraction.
 - Montgomery multiplier
- Analysis of modular inverse uncovered an overflow problem.

Image: Image:

- We verified a number of modular operations.
 - Modular reduction, modular addition and subtraction.
 - Montgomery multiplier
- Analysis of modular inverse uncovered an overflow problem.
- The key is to use a powerful model checker to verify a larger sub-problems. Reduced theorem proving effort.

- We verified a number of modular operations.
 - Modular reduction, modular addition and subtraction.
 - Montgomery multiplier
- Analysis of modular inverse uncovered an overflow problem.
- The key is to use a powerful model checker to verify a larger sub-problems. Reduced theorem proving effort.
- Still full 4096-bits operation is hard to verify. Need to improve model checker for this type of proof.

- We verified a number of modular operations.
 - Modular reduction, modular addition and subtraction.
 - Montgomery multiplier
- Analysis of modular inverse uncovered an overflow problem.
- The key is to use a powerful model checker to verify a larger sub-problems. Reduced theorem proving effort.
- Still full 4096-bits operation is hard to verify. Need to improve model checker for this type of proof.
- Theorem proving is still a bottleneck to apply in an industrial setting. Need more automation or more productivity.

< ⊡ > < ∃ >