End-to-End Formal using Abstractions to Maximize Coverage

PRASHANT AGGARWAL OSKI TECHNOLOGY DARROW CHU CADENCE DESIGN SYSTEMS VIJAY KADAMBY CISCO VIGYAN SINGHAL OSKI TECHNOLOGY







Cover three topics using a real design in a simulation setting

- End-to-end formal
- Abstractions to achieve convergence
- Coverage to measure completeness



The design



The design: Packet rewrite module (PRM)





CellReformatter inputs/outputs





CellReformatter in action





7



Attribute	Value
Inputs	4,425
Outputs	3,488
Memory bits	948,636
Total flops	1,048,481

- Large data path
 - 256 Bytes in one cycle
- 56 concurrent ports
 - Interleave data for a given packet
 - Multiple partial packets can be outstanding for different ports
- RTL stores up to 16 cells
- QOS requirements depending on register programming
- Design has to deal with input errors

Memory architecture



- 3 FIFOs in the design
 - dataFifo: stores the reformatted cells
 - statusFifo: stores the attributes of cells
 - stateFifo: stores the read and write address pointers of the port
- Bank architecture

8

- oddBank: determines the memory bank and toggles every cycle to avoid bank contention
- streamId: determines the memory address in a bank
- Each bank is divided into 2 single port RAMs: MSB & LSB



Formal in a simulation world



Types of post-silicon flaws



Verification is the still the largest problem







* excluding analog



- Then (1993): Chrysalis; Now: Cadence (Verplex), Synopsys
- RTL formal (model checking)
 - Then (1994): Averant, IBM; Now: Jasper, Mentor (0-In)

11

 Single user should not do both formal and simulation

 Few places to learn formal application

Training and staffing

Around for 20 years

Expectations has been set high

Expectations have been set low

Only verify local assertions

Low effort for constraints

Tools run fast enough

No End-to-End proofs

Perception: low !/\$



Formal tool usage in industry



Tradeoffs in design flow





Achieving verification closure





Where to apply model checking



"Control", "Data Transport" designs

- Arbiters of many kinds
- Interrupt controller
- Power management unit
- Credit manager block
- Tag generator
- Schedulers

- Bus bridge
- Memory Controller
- DMA controller
- Host bus interface
- Standard interfaces (PCI Express, USB)
- Clock disable unit



Multiple, concurrent streams Hard to completely verify using simulation "10 bugs per 1000 gates" -Ted Scardamalia, IBM

10/30/2011



"Data transform" designs

- Floating point unit
- Graphics shading unit
- Inverse quantization
- Convolution unit in a DSP chip
- MPEG decoder
- Classification search algorithm
- Instruction decode



Single, sequential functional streams
"2 bugs per 1000 gates"
-Ted Scardamalia, IBM

Formal (MC, SEC*) and simulation strengths Oski

* SEC = Sequential Equivalence Checking (RTL vs C model)



How perfect does formal have to be?





Not all bugs need to found/fixed

Graphic: MacGregor Marketing

- Formal does not need to find the last bug
- Usually bounded proofs are good enough (if bound is good enough!)
- Formal has to be more cost-effective than the alternative

Verification manager's dashboard





Runtime status



10/30/2011









- Checkers
- Constraints
- Complexity
 - (using Abstraction Models)

• ... and Coverage (to measure completeness of formal)

End-to-End formal



Different kinds of Checkers



- Internal assertions
- Interface assertions



10/30/2011



- Relate a few design signals
- Can be written completely in SVA
- Usually embedded in RTL, and written by designers
- e.g. state machine "sm[7:0]" is one-hot encoded
- Useful for bug hunting
 - Not for finding all/most bugs, or as replacement for simulation effort
- Complexity
 - Can be small, if proof core is small

10/30/2011

Interface assertions



- Relate input and output signals on a given interface
- May require a small amount of modeling code
- E.g. valid-ack protocol

```
(validOut && (!ackIn)) |-> ##1 (dataOut == $past(dataOut));
```

- Protocol interfaces kits, e.g. AMBA AHB/AXI3, DDR/DDR2
- Useful for bug hunting
 - Not for finding all/most bugs, or as replacement for simulation effort
- Complexity
 - Often harder to prove than internal assertions



- Require a reference model to implement Checker
- Can replace simulation effort for that design, mostly or completely
- Usually needs a plan to avoid complexity barrier
 - Often abstractions are necessary to overcome complexity
 - For each search step
 - Reduce the diameter of search
- Example of end-to-end checkers
 - Number of bytes coming out equals number of bytes going in
 - Output cell sizes and SOP/EOP corresponds to input data
 - Output data values match predicted values

End-to-End Checkers

27



- For End-to-End formal verification, less than 5% of Checker code is SVA; rest is SV or Verilog
 - (Synthesizable) Reference model is typically as big an effort as the RTL



PRM Checkers

28



- Model reformatting function
- Model sizes and data of cells in flight
- Predict output cell sizes and data value



PRM Checkers



- Interface checkers
 - For a port, between 2 cells of SOP as 1 there should be cell with EOP as 1
 - For a port, between 2 cells of EOP as 1 there should be cell with SOP as 1
 - For a port, the next valid cell after an EOP as 1 must have SOP as 1
 - Output cell should have Size > 0
 - Output cell with EOP as 0 should have Size =128
- End-to-end checkers
 - For a port, the valid output (validOut) can be 1 only if there are outstanding cells in flight that have not been sent out
 - For a port, payload of a cell at the output should correspond to payload of expected cell in the reference model

Abstractions to overcome complexity









Complexity – function of Cone-of-Influence



- One coarse measure of Complexity
 - number of flops/memory bits in the Cone-of-Influence of the Checker



State space complexity





Abstractions (to manage complexity)



- An "Abstraction" of a design models a superset of the design behavior
- Useful to overcome complexity barriers
 - Smaller Cone-of-Influence
 - Shallower search space
 - Ability to skip long initialization sequences
- Cannot give a false positive
- Can give a false negative (Fail), but...
 - you get a trace to determine the reason for the negative

Complexity (and Abstractions)



- Effect of abstractions:
 - Reduce per-cycle search time
 - Reduces state space
 - Adds state transitions
 - Adds Reset states



Overcoming complexity with Abstractions







10/30/2011









10/30/2011

Deploying memory abstraction





40

Abstraction for RTL memory



RTL memory

module rtl_memory (input clk, input we, input [3:0] addr, input [127:0] wd, output [127:0] rd);

reg [127:0] mem [15:0];

always @(posedge clk)
if (we) mem[addr] <= wd;</pre>

wire rd = mem[addr];

endmodule

Abstract memory

module abs_memory (input clk, input we, input [3:0] addr, input [127:0] wd, input [6:0] B);

reg mem [15:0];

always @(posedge clk)
if (we) mem[addr] <= wd[B];</pre>

wire rd = mem[addr];

endmodule

- Bind abs_memory to same inputs as rtl_memory
- Bind input B to variable B
- Blackbox rtl_memory
- Assume (rtl_memory.rd[B] == abs_memory.rd)



- Without the abstraction:
 - Entire memory (128 * 16 = 2,048 bits) is in the COI for the checker:
 - Checker: (rtl.validOut |-> (rtl.cellOut[C] = ref.cellOut[C]))
 - Run-time: 0 cycles in 20min
- With the memory abstraction:
 - Only one bit per line; total of 16 bits
 - Run-time: 30 cycles in 20min
- Can implement a more aggressive abstraction:
 - Check only one symbolic bit per run
 - · Use random input that becomes one for exactly one bit
 - Modeling C is a bit more complex

Other abstractions for PRM



- Port number is a fixed variable
 - 0 <= P <= 55
- Byte number is a fixed variable
 - 0 <= | <= 7
- Wolper's data independence abstraction is used to verify data corruption
 - Replace input sequence by $0*110^{\omega}$
 - Verify that the output sequence equals $0*110^{\omega}$

Abstractions



- Other example of abstractions:
 - Localization
 - Datapath
 - Memory
 - Sequence
 - Counter
 - Floating pulse
- Without abstractions:
 - On most interesting designs, formal tools do not search far enough

Coverage to measure completeness







Equivalent RTL





Input Coverage: line/expression coverage



47

Code coverage vs STG coverage



```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
        2'b00: if (~a) st <= 2'b01;
        2'b01: st <= 2'b10;
        2'b10: if (a) st <= 2'b00;
        endcase
```

```
always @(posedge clk or negedge rst)

if (~rst) b <= 1'b0;

else if (~a | b) b <= 1'b0;

else b <= 1'b1;
```







```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
    2'b00: if (~a) st <= 2'b01;
    2'b01: st <= 2'b10;
    2'b10: if (a) st <= 2'b00;
endcase
```

```
always @(posedge clk or negedge rst)
if (~rst) b <= 1'b0;
else if (~a | b) b <= 1'b0;
else b <= 1'b1;</pre>
```



Coverage reporting

Coverage Summary Report, Instance-Based

Top Level Summary

Instance name: mic Module/Entity name: mic

Total	Block	Expression	Toggle	FSM	Assertion	Name
82%	95% (172/180)	100% (3/3)	96% (2929/3056)	100% (24/24)	20% (1/5)	Cumulative
97%	No Items	No Items	97% (412/424)	No Items	No Items	Self

Coverage of immediate sub-instances:

Total	Block	Expression	Toggle	FSM	Assertion	Name	
98%	100% (73/73)	No Items	96% (2032/2121)	No Items	No Items	mic_fifo_0	
58%	91% (29/32)	No Items	82% (52/63)	No Items	0% (0/2)	mic_arb_0	
75%	96% (50/52)	100% (3/3)	79% (19/24)	100% (24/24)	0% (0/2)	fifo_state_0	
85%	70% (7/10)	No Items	100% (264/264)	No Items	No Items	mux8_0	
97%	100% (8/8)	No Items	92% (100/109)	No Items	100% (1/1)	memctl_0	
99%	100% (5/5)	No Items	98% (50/51)	No Items	No Items	sram_0	

🗴 Find: 🗍 formal 🗸 Next 👚 Previous 🖌 Highlight all 🧮 Match case

🖉 Start 📔 🕑 🎧 📑 🎑 🚳 🏆 👩 🐡 📄 📀 Inbox - Microsoft Outlook 🛛 😻 ICC Report: uncover ____ 🖬 RE: [Broadcom DVT] Ass... 🔛 DAC Staff Registration I... | 🙄 C:(Documents and Settin...)

Desktop » 100% 🛛 🖝 🔍 🕬 😔 5:58 PM

50



_8×

P

Legend and Help

EN English (United States)

습 - C 🚼 - Google

10/30/2011

Coverage reporting



Sew.	Help		n	1C = Incizive No	etrics D	nter [werge_top]	cădenc
Code: top Refinement *			,				
Ins	tance	100					
Loc	al Ove	rall Grade: 194.95%	oral Code	Grade: a		ocal Block Grade: 22.51% Local Expression G	rade: 💼 🕨 🧷 Ecit
80.0	Inck (92 21%) DEveragion / 1	ocera L I	Trank / 1000			
E.		Serses) Bernesson (1		, royget room	arrent of		
ELO	PC KS				SOURC	E OF: S EIROKI	0
@ B	locks	with Branches C Branches	Only	0 -	1421.0		
5x 1	ndex	Nock Type	Line	Score	7	ilways @(posedge clk or negedge rst_)	
		jno filteti		Ino f	80	ngin	
P		kode black	a	2	10 0	hegin	
2		true part of	10	2	11	5m <= RED;	
3		faite part of	14	2	12	end	
		A CATE Ferr of	16		13	else	-
		true part or	10		14 0	case (sa)	
°		Talle puri di	19		16 0	RED: begin	-
1.	-	Thus part or	20		17	1f (a)	-
		tour part of	74		18 0	sn <= GREEN;	
	a	fairs part of	25		20 0	else ir (o)	178
1	1	true part of	26	1	21	end	-
1	z	a case here of	25	G 1	22 0	GREEN: begin	
1	3	true part of	30	0	23	If (a)	- E
				_	25.0	else if (b)	-
					26 0	SO <= VELLOW;	-
					27	end	
					28 0	YELLOW: begin	
					30 0	sn <= RED:	
					31	end	¥
						1	>
				1 10	Q	🔶 🐥 🖂 🖬 Mato	h Case
(and	100131	tent		1 101	0		
					ATTRE	JTES OF: 🐋 Block1	• • • •
Run:	Inet20	coeff 1 (export (home ()fy/pnove	Dimenass	Joby work (scope)	merne_to	0	Marsanar

51

Coverage-driven simulation methodology Oski



Coverage for hardware designs



- Trivial to get to 60-70% code coverage
- 100% line/expression coverage often required for tapeouts
 - Manual waivers are allowed
- NVIDIA SNUG 2011 paper
 - 270 man weeks to do waiver analysis for one design
 - 180 man weeks to write missing tests

Coverage (input vs observable)



- Two questions determine completeness:
 - "Have I verified enough input sequences" (input coverage)
 - "Is my set of checkers complete enough" (observable coverage)
- Same two notions apply for both simulation AND formal
 - Bounded model checking is a practical formal technique
- 100% coverage does not mean design is bug-free
- But, coverage is useful to
 - manage verification progress
 - highlight missed verification holes





- Are my Checkers complete?
- Are my Constraints weak enough?
- Is my Complexity strategy complete?



Formal coverage (depth = 1)



```
input a;
reg b;
reg [1:0] st;
always @(posedge clk or negedge rst)
if (~rst) st <= 2'b00;
else case( st )
    2'b00: if (~a) st <= 2'b01;
    2'b01: st <= 2'b10;
    2'b10: if (a) st <= 2'b00;
endcase
```

```
always @(posedge clk or negedge rst)
if (~rst) b <= 1'b0;
else if (~a | b) b <= 1'b0;
else b <= 1'b1;</pre>
```



Formal (input) coverage



- Constraints: Environment may be over-constrained
 - Intentional: avoided some hard to model or verify input combinations
 - Unintentional: bugs in constraints; forgot to remove intentional over-constraints
- Complexity: All checkers are verified up to proof depth N
 - Any target, not reachable in N clocks, is not covered
- Checkers: does not verify completeness of Checkers
 - No different than simulation!

Coverage database collection





Formal coverage integrated with simulation Oski



Formal code coverage methodology





PRM coverage (with abstractions)



• Using Cadence IEV (Incisive Enterprise Verifier)

Proof depth	Line coverage	Expression coverage
7	96.5%	100.0%
15	99.5%	100.0%
63	99.7%	100.0%

 Without abstractions, with 20m run-time, Proof depth reached was still 0 (0% coverage)



- End-to-End formal is what replaces simulation
- Abstractions are necessary to achieve convergence
- Coverage helps measure completeness



Thanks



- Adnan Aziz
- Sandesh Borgaonkar
- Choon Chng
- Harry Foster
- Vineet Gupta
- Anton Lopatinsky
- Deepak Pant
- Philippa Slayton
- Shashidhar Thakur

10/30/2011