## Verifying Concurrent Programs (Tutorial)

Aarti Gupta Systems Analysis & Verification Group NEC Labs America, Princeton, USA



www.nec-labs.com

**Tutorial: Verifying Concurrent Programs** 

## Acknowledgements

- □ Malay Ganai, Vineet Kahlon, Nishant Sinha\*, Chao Wang\* (NEC Labs)
- Akash Lal (MSR, India)
- Madanlal Musuvathi (MSR)
- Antoine Miné (CNRS)
- Kedar Namjoshi (Alcatel-Lucent)
- Andrey Rybalchenko, Ashutosh Gupta, Corneliu Poppea (TU Munich), Alexander Malkis (Imdea)
- Arnab Sinha (Princeton University)
- Tayssir Touili (LIAFA)
- Thomas Wahl (Northeastern University)

## **Motivation**

### ☐ Key Computing Trends



- Single core solutions don't work
- Multi-core platforms
- Need parallel, multi-threaded programming

Data centers, Cloud platforms

- Distributed, networked systems

#### Parallel/Multi-threaded Programming

- Difficult to get right
  - Dependencies due to shared data
  - Subtle effects of synchronizations
  - Often manually parallelized
- Difficult to debug
  - too many interleavings of threads
  - hard to reproduce bugs



## What will I (try to) cover?

#### Basic elements

- Model of concurrency
  - Asynchronous interleaving model (unlike synchronous hardware)
  - Explosion in interleavings
- Synchronization & Communication (S&C)
  - Shared variables: between threads or shared memory for processes
  - Locks, semaphores: for critical sections, producer/consumer scenarios
  - Atomic blocks: for expressing atomicity (non-interference)
  - Pair-wise rendezvous
  - Asynchronous rendezvous
  - Broadcast: one-to-many communication
- On top of other features of sequential programs
  - Recursive procedures, Loops, Heaps, Pointers, Objects, ...
  - (Orthogonal concerns and techniques)

#### □ Will cover Static and Dynamic verification techniques

#### Active topics of research (but out of scope here)

- Parallel programs: Message-passing (e.g. MPI libraries), HPC applications
- Synthesis/Optimization of locks/synchronizations for performance
- Memory models: Relaxed memory models (e.g.TSO), Transactional memories
- Object-based verification: Linearizability checking
- Concurrent data structures/libraries: Lock-free structures
- Separation logic: pointers & heaps, local reasoning
- Theorem-proving , type analysis, runtime monitoring ...

#### □ Finite state systems

- Asynchronous composition, S&C (including buffers/channels for messages), but no recursion
- Setting: Inline procedures up to some bound to get finite models
- Techniques: Bounded analysis (e.g. dynamic analysis, BMC)

#### Sequential programs

- Recursive procedures and other features, but no S&C and no interleavings
- Setting: Add support for S&C and interleavings (thread interference)
- Techniques: Bounded as well as unbounded analysis

#### Pushdown system models

- Stack of a pushdown system (PDS) models recursion, finite control, data is finite or infinite (with abstractions)
- Setting: Consider interacting PDSs with various S&C
- Techniques: PDS-based model checking

## Outline

#### ✓ Introduction

#### PDS-based Model Checking

- Theoretical results

#### Static Verification Methods

- Reduction: Partial order reduction, Symmetry
- Bounding: Context-bounded analysis, Memory Consistency-based analysis
- Program Abstraction: Static analysis, Thread-modular reasoning

#### Dynamic Verification Methods

- Preemptive context bounding
- Predictive analysis
- Coverage-guided systematic testing

#### Conclusions

#### **Each thread is modeled as a PDS:**

- Finite Control : models control flow in a thread (data is abstracted)
- Stack : models recursion, i.e., function calls and returns

#### **PDS Example:**

```
States: {s,t,u,v}

Stack Symbols: {A,B,C,D}

Transition Rules: \langle s,A \rangle \rightarrow \langle t, e \rangle

\langle s,A \rangle \rightarrow \langle t, B \rangle

\langle s,A \rangle \rightarrow \langle t, C B \rangle

If the state is s, and A is the

symbol at the top of the stack,

then transit to state t, pop A,

and push B, C on the stack
```

## **PDS-based Model Checking**

- Close relationship between Data Flow Analysis for sequential programs and the model checking problem for Pushdown Systems (PDS)
  - The set of configurations satisfying a given property is regular
  - Has been applied to verification of sequential Boolean programs

[Bouajjani et al., Walukeiwicz, Esparza et al.]

- Analogous to the sequential case, dataflow analysis for concurrent program reduces to the model checking problem for interacting PDSs
- Problems of Interest: To study multi-PDSs interacting via the standard synchronization primitives
  - Locks
  - Pairwise and Asynchronous Rendezvous
  - Broadcasts

- Problem: For multi-PDS systems, the set of configurations satisfying a given property is not regular, in general
- **Strategy:** exploit the situations where PDSs are **loosely coupled**



#### **Key Challenge**

**Capture interaction based on synchronization patterns** 

## **Capturing Interaction in presence of Synchronizations**

#### □ Key primitive: *Static Reachability*

 A global control state t is *statically reachable* from state s if there exists a computation from s to t that respects the constraints imposed by synchronization primitives,

e.g., locks, wait/notifies, ...

#### □ However, static reachability is undecidable

- for pairwise rendezvous
- for arbitrary lock accesses
- Undecidability hinges on a close interaction between synchronization and recursion
- (Note: Even for finite data abstractions)
- □ Strategies to get around this undecidability
  - Special cases of programming patterns: Nested Locks, Bounded Lock Chains
  - Place restrictions on synchronization and communication (S&C)

[Ramalingam 00]

[Kahlon et al. 05]

#### **Nested Locks:**

Along every computation, each thread can only release that lock which it acquired last, and that has not yet been released



- Programming guidelines typically recommend that programmers use locks in a nested fashion
- Multiple locks are enforced to be nested in Java<sub>1.4</sub> and C#

## **Programming Pattern: Lock Chains**



- Most lock usage is nested
- □ Non-nested usage occurs in niche applications, often bounded chains
  - Serialization, e.g. 2-phase commit protocol uses chains of length 2
  - Interaction of mutexes with synchronization primitives like wait/notify
  - Traversal of shared data structures, e.g. length of a statically-allocated array

### **Interacting PDSs with Locks**



Key Challenge: Capture interaction based on synchronization patterns

General Problem for arbitrary lock patterns: Undecidable [Kahlon et al. CAV 2005]

For nested locks and bounded lock chains: Decidable [POPL 07,LICS 09,CONCUR 11]

- Tracks lock access patterns thread-locally as regular automata
- Incorporates a consistency check in the acceptance condition

## **Restrict Synchronization & Communication: Example**



#### **Reachability Problem**

- **Undecidable for Pairwise Rendezvous**
- Undecidable for PDSs interacting via Locks
- **Decidable for PDSs interacting via Nested Locks** [Kahlon *et al.* CAV 05]
- Decidable for PDSs interacting via Bounded Lock Chains

[Ramalingam 00]

[Kahlon et al. CAV 05]

[Kahlon LICS 09, CONCUR 11]

[Bouajjani et al. TACAS 07]

[Bouajjani et al. FSTTCS 05]

#### **Reachability/Model Checking is Decidable under Other Restrictions**

- Constrained Dynamic Pushdown Networks
- Asynchronous Dynamic Pushdown Network \_\_\_\_
- **Reachability of Acyclic Networks of Pushdown Systems**

[Atig et al. CONCUR 08]

Context-bounded analysis for concurrent programs with dynamic creation of threads [Atig et al. TACAS 09]

## **Practical** Verification of Concurrent Programs

#### □ Hard to apply PDS-based methods directly

Huge gap between model and modern programming languages

 In addition to state space explosion due to data (as in finite state systems and sequential programs)
 the complexity bottleneck is exhaustive exploration of interleavings

❑ The next section describes various strategies to tackle this in practice

- Reduce number of interleavings to consider
  - 1. Partial Order Reduction (POR)
  - 2. Exploit symmetry
- Bound the problem
  - 3. Context-bounded analysis
  - 4. Memory Consistency-based analysis
- Use program abstractions and compositional techniques
  - 5. Static analysis
  - 6. Thread-modular reasoning

## **Some Preliminaries**

#### □ What is checked in practice?

#### **Common concurrency bugs**

- Dataraces, deadlocks, atomicity violations

#### Standard runtime bugs

- Null pointer dereferences
- Memory safety bugs

#### Properties

- Safety, e.g. mutual exclusion
- Liveness, e.g. absence of starvation

## **Common Concurrency Bugs**

• Race Condition: simultaneous memory access (at least one write)



• **Deadlock:** hold-and-wait cycles



Atomicity violation: e.g. a common three-access pattern



### **Data Race Detection**

#### **Data Race: If two conflicting memory accesses happen concurrently**

#### □ Two memory accesses *conflict* if

- They target the same location
- They are not both read operations

#### **Data races may reveal synchronization errors**

- Typically caused because programmer forgot to take a lock
- Many programmers tolerate "benign" races
- Racy programs risk obscure failures caused by memory model relaxations in the hardware and the compiler

#### □ Two popular approaches for datarace detection

#### Lockset analysis

[Savage et al. 97, ERASER]

- Lockset: set of locks held at a program location
- Method:
  - Compute locksets for all locations in a program (statically or dynamically)
  - Race: When there are conflicting accesses from program locations with disjoint locksets
- Gives too many false warnings, since program locations may not be concurrent
  - Provides opportunity for more precise analysis (discussed later)

#### ❑ Happens-Before (HB) analysis

- Happens-Before order: a partial order over synchronization events [Lamport 77]
- Method:
  - Observe HB order during dynamic execution
  - Race: If conflicting accesses are not ordered by HB
- This is precise, but dynamic executions have limited coverage
  - Provides opportunity for improving coverage over alternate schedules (discussed later)

## **Happens-Before Order**

- □ Use logical clocks and timestamps to define a partial order called *happens-before* on events in a concurrent system
- □ States *precisely* when two events are *logically* concurrent (abstracts away real time)



- Cross-edges from send events to receive events
- (a<sub>1</sub>, a<sub>2</sub>, a<sub>3</sub>) happens before (b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>)

[Lamport]

iff 
$$a_1 \le b_1$$
 and  $a_2 \le b_2$  and  $a_3 \le b_3$ 

**Distributed Systems:** Cross-edges from send to receive events

□ Shared Memory Systems: Cross-edges represent ordering effects of synchronization

- Edges from lock release to subsequent lock acquire
- Long list of primitives that may create edges: Semaphores, Waithandles, Rendezvous, System calls (asynchronous IO)

# 1. Partial Order Reduction (POR)

Consider the following thread executions.

 Thread 1
 Thread 2

 x=1
 y=1

 g=g+2
 g=g\*2

The full-blown state-space can be large.

**Good news:** the order of independent events does not affect the state that is reached.



# Partial Order Reduction (POR)

Consider the following thread executions.

 Thread 1
 Thread 2

 x=1
 y=1

 g=g+2
 g=g\*2

The full-blown state-space can be large.

**Good news:** the order of independent events does not affect the state that is reached.

Different orders of independent events constitute an equivalence class (Mazurkiewicz trace equivalence).

It suffices to explore only one representative from each equivalence class.



# Partial Order Reduction (POR)

Consider the following thread executions.

 Thread 1
 Thread 2

 x=1
 y=1

 g=g+2
 g=g\*2

The full-blown state-space can be large.

**Good news:** the order of independent events does not affect the state that is reached.

Different orders of independent events constitute an equivalence class (Mazurkiewicz trace equivalence).

It suffices to explore only one representative from each equivalence class.



# **POR in Model Checking**

- □ POR in explicit-state model checking / stateless search
  - Persistent sets, stubborn sets, sleep sets
    - [Godefroid 1996], [Peled 1993], [Valmari 1990], ...
  - Dynamic POR (uses HB to derive precise conflict sets), Cartesian POR
    - [Flanagan & Godefroid, POPL 2005], [Gueta et al, SPIN 2007]
- □ POR in Software Model Checkers
  - □ SPIN [Holzmann], VeriSoft [Godefroid], JPF [Visser et al., Stoller et al.]
    - Pioneering efforts on model checking concurrent programs
- □ POR in symbolic model checking / bounded model checking
  - In BDD based model checking
    - [Alur et al, 2001], [Theobald et al, 2003],...
  - In SAT/SMT based BMC
    - [Cook, Kroening, Sharygina, 2005],
    - [Grumberg, Lerda, Strichman, Theobald, 2005],
    - [Kahlon et al. 2006], [Wang et al. 2008], [Kahlon et al. 2009]

# 2. Exploiting Symmetry in MC

There is a lot of redundancy in Replicated Systems Many reachable states are "symmetric", i.e.

identical up to thread permutations:  $(N_1, T_2, N_3, T_4)$   $(T_1, T_2, N_3, N_4)$   $(T_1, N_2, N_3, T_4)$ 

**Counter Abstraction:** 

collapse the above into

 $\langle \#N:2, \#T:2, \#C:0 \rangle$ 

## Local States and Counter Abstraction

<#A000: 3, #A001: 0, #A002: 0, #A003: 0, #A004: 0, #A005: 0, #A006: 0, #A007: 0, #A008: 0, #A009: 0, #A010: 0, #A011: 0, #A012: 0, #A013: 0, #A014: 0, #A015: 0, #A016: 0, #A017: 0, #A018: 0, #A019: 0, #A020: 0, #A021: 0, #A022: 0, #A023: 0, #A024: 0, #A025: 0, #A026: 0, #A027: 0, #A028: 0, #A029: 0, #A030: 0, #A031: 0, #A032: 0, #A033: 0, #A034: 0, #A035: 0, #A036: 0, #A037: 0, #A038: 0, #A039: 0, #A040: 0, #A041: 0, #A042: 0, #A043: 0, #A044: 0, #A045: 0, #A046: 0, #A047: 0,

#A048: 0, #A049: 0, #A050: 0, #A060: 0, #A061: 0, #A062: 0, #A072: 0, #A073: 0, #A074: 0, #A084: 0, #A085: 0, #A086: 0, #A096: 0, #A097: 0, #A098: 0, #A108: 0, #A109: 0, #A110: 0,



#A132: 0, #A133: 0, #A134: 0, #A135: 0, #A136: 0, #A137: 0, #A138: 0, #A139: 0, #A140: 0, #A141: 0, #A142: 0, #A143: 0, #A144: 0, #A145: 0, #A146: 0, #A147: 0, #A148: 0, #A149: 0, #A150: 0, #A151: 0, #A152: 0, #A153: 0, #A154: 0, #A155: 0, #A156: 0, #A157: 0, #A158: 0, #A159: 0, #A160: 0, #A161: 0, #A162: 0, #A163: 0, #A164: 0, #A165: 0, #A166: 0, #A167: 0, #A168: 0, #A169: 0, #A170: 0, #A171: 0, #A172: 0, #A173: 0, #A174: 0, #A175: 0, #A176: 0, #A177: 0, #A178: 0, #A179: 0, #A180: 0, #A181: 0, #A182: 0, #A183: 0, #A184: 0, #A185: 0, #A186: 0, #A187: 0, #A188: 0, #A189: 0, #A190: 0, #A191: 0, #A192: 0, #A193: 0, #A194: 0, #A195: 0, #A196: 0, #A197: 0, #A198: 0, #A199: 0, #A200: 0, #A201: 0, #A202: 0, #A203: 0, #A204: 0, #A205: 0, #A206: 0, #A207: 0>

Combatting Local State Explosion in Symbolic Exploration

**Solution: omit zero-valued counters** from global states!

 $\rightarrow$  abstract state space down from  $n^{2^{\nu}}$  to  $n^{\min\{n,2^{\nu}\}}$ 

Huge improvement if  $n \ll 2^{\nu}$  !

Symbolic Counter Abstraction: *n* threads, *v* local variables [Basler et al. CAV 09]

## **Computing Reachable Program States**



#### Recall

- The general problem of verifying a concurrent program (recursive procedures with synchronization) is undecidable.
- We have seen various strategies to get around undecidability
  - Exploiting patterns of synchronization
  - Restricting synchronization & communication
  - Ignoring recursion by (bounded) function inlining

#### Another key idea: Bound number of context switches

- Context-bounded analysis of PDSs is decidable [Qadeer & Rehof, TACAS 05]
- Note: There can be recursion within each segment between context switches
- In practice, many bugs are found within a small number of context switches
- Implemented in tools: KISS, CHESS (Microsoft), ...

#### [Lal & Reps, CAV 08]

### Sequentialization: Reduce CBA to sequential program analysis



- Efficient reduction:
  - P<sub>s</sub> has K times more global variables
  - No increase in local variables
- Can borrow all the cool stuff from the sequential world

□ K = number of chances that each thread gets □ Guess (K-1) global states:  $s_1 = init$ ,  $s_2$ , ...,  $s_K$ 



 $T_1$  processes all contexts first, guesses states of  $T_2$  $T_2$  goes next, using states of  $T_1$ At the end: Check the guesses, i.e.  $s_1^{"} = s_2$  and  $s_2^{"} = s_3$ , ...

## **Pushes "guesses" about interleaved states into inputs**

□  $T_1 \rightarrow T_1^s$  and  $T_2 \rightarrow T_2^s$ □  $(T_1 \parallel T_2) \rightarrow (T_1^s; T_2^s; Checker; assert(no_error))$ 

Main idea: Reduce *control* non-determinism to *data* non-determinism

# 4. Memory Consistency-based Analysis

#### • Interleaving model

- Partially ordered traces
- Context-switching, interleaved traces
- Is control-centric: Control induces data-flow
- Instead, consider a Memory Consistency (MC) model
  - e.g. Sequential Consistency (SC), Total Store Order (TSO), ....
  - MC model specifies rules under which a read may observe some write

### Data Nondeterminism in MC model

- Reason about read-write interference directly
- No need to have a scheduler!
- Is data-centric : data-flow induces control-flow
- Examples: Nemos, Checkfence, x86-TSO, Memsat, Staged Analysis
- Symbolic exploration using SAT/SMT solvers avoids explicit enumeration of interleavings

# Sequential Consistency (SC) based Verification

[Sinha & Wang POPL 11]

## ○ Three steps



- Obtain an Interference Skeleton (IS) from (unrolled) Program
  - Global read and write events and their program order
  - Encoded as  $\Phi_{IS}$
- SC axioms for reads/writes in IS
  - Quantified first-order logic formula  $\Pi$
- Encode Property as a formula  $\Phi_P$ 
  - data race, assertion violation, ...
- Check  $\Phi_{IS} \wedge \Pi \wedge \Phi_{P}$  for satisfiability (using an SMT solver)
# **Sequential Consistency Axioms**

- Axioms of Sequential Consistency (SC)
  - each read must observe (link with) some write
  - read must link with most recent write in execution order
- Specified in typed first-order logic
  - read r, write w: Access type
- Link Predicate: link (r,w)
  - holds if read r observes write w in an execution
  - Exclusive : link (r,w) =>  $\forall$  w'.  $\neg$  link (r,w')
- Must-Happen-before Predicate : hb (w,r)
  - w must happen before r in the execution
  - strict partial order
- These axioms are added to the Program precisely encoded using reads/writes and program order

# Example



#### **Goal:** Detect NULL pointer access violation

- so <b>rp</b> must be enabled	
- en (rp) = (en (rc) /\ val(rc) = true	e)
en(rp) => en (rc) (Path	conditions)
and, en(rp) => val (rc) = true	(*)
Because en(rp), so link(rp,wp)	<b>(Π)</b>
So, hb (wp,rp)	<b>(Π)</b>

link (rc, wc <sub>1</sub> ) $\vee$ link (rc, wc <sub>2</sub> )	(П)
Try link (rc, wc <sub>1</sub> )	
so, val (rc) = val(wc <sub>1</sub> ) = false	( <b>П</b> )
Contradicts with (*)	

so, link (rc,  $wc_2$ ) so, hb ( $wc_2$ , rc) ( $\Pi$ ) Check ( $\Pi$ ) for rc: intruding write  $wc_1$ so, Add hb( $wc_1$ ,  $wc_2$ ) linearize to obtain a feasible trace

## 5. Motivating Example for Static Analysis

```
void Alloc Page() {
 a = c;
 pt lock(&plk);
 if (pg_count >= LIMIT) {
   pt_wait (&pg_lim, &plk);
   incr (pg_count);
   pt_unlock(&plk);
   sh1 = sh;
 } else {
   pt_lock (&count_lock);
   pt_unlock (&plk);
   page = alloc_page();
   sh = 5:
   if (page)
      incr (pg_count);
   pt unlock(&count lock);
 end-if
 b = a+1;
}
```

void Dealloc Page () pt lock(&plk); if (pg count == LIMIT) { sh = 2; decr (pg\_count); sh1 = sh; pt\_notify (&pg\_lim, &plk); pt\_unlock(&plk); } else { pt\_lock (&count\_lock); pt\_unlock (&plk); decr (pg\_count); sh = 4: pt\_unlock(&count\_lock); end-if

Consider all possible pairs of locations where shared variables are accessed (e.g. for checking data races)

## Motivating Example: Lockset Analysis

```
void Dealloc Page ()
void Alloc_Page() {
                                       pt_lock(&plk);
 a = c;
                                       if (pg count == LIMIT) {
 pt_lock(&plk);
                                          sh = 2;
 if (pg_count >= LIMIT) {
                                          decr (pg_count);
   pt_wait (&pg_lim, &plk);
                                          sh1 = sh;
   incr (pg_count);
                                          pt_notify (&pg_lim, &plk);
   pt_unlock(&plk);
                                          pt_unlock(&plk);
   sh1 = sh:
                                       } else {
 } else {
                                          pt_lock (&count_lock);
   pt lock (&count lock)
                                          pt_unlock (&plk);
   pt unlock (&plk);
                                          decr (pg_count);
   page = alloc_page();
                                          sh = 4;
   sh = 5:
                                          pt_unlock(&count_lock);
   if (page)
                                        end-if
     incr (pg_count);
   pt_unlock(&count_lock);
 end-if
            Lockset Analysis: Compute the set of locks at location /
 b = a+1;
            Here, lock plk is held in both locations.
}
            Hence, these locations are simultaneously unreachable.
            Therefore, there is no datarace.
```

## **Motivating Example: Synchronization Constraints**

```
void Alloc Page() {
                                       void Dealloc Page ()
                                        pt_lock(&plk);
 a = c;
 pt_lock(&plk);
                                        if (pg count == LIMIT) {
 if (pg_count >= LIMIT) {
                                           sh = 2;
   pt_wait (&pg_lim, &plk);
                                           decr (pg_count);
   incr (pg_count);
                                           sh1 = sh;
                                           pt_notify (&pg_lim, &plk);
   pt_unlock(&plk);
                                           pt_unlock(&plk);
   sh1 = sh;
 } else {
                                        } else {
   pt_lock (&count_lock);
                                           pt_lock (&count_lock);
   pt_unlock (&plk);
                                           pt_unlock (&plk);
   page = alloc_page();
                                           decr (pg_count);
                                           sh = 4;
   sh = 5:
   if (page)
                                           pt_unlock(&count_lock);
     incr (pg_count);
                                         end-if
   pt_unlock(&count_lock);
 end-if
 b = a+1:
                        These locations are simultaneously unreachable
}
                        due to wait-notify ordering constraint.
```

Therefore, no datarace.

## **Motivating Example**

```
void Alloc Page() {
 a = c;
 pt_lock(&plk);
 if (pg_count >= LIMIT) {
   pt_wait (&pg_lim, &plk);
   incr (pg_count);
   pt_unlock(&plk);
   sh1 = sh;
 } else {
   pt_lock (&count_lock);
   pt_unlock (&plk);
   page = alloc_page();
   sh = 5:
   if (page)
     incr (pg_count);
   pt unlock(&count lock);
 end-if
 b = a+1:
}
     Data race?
```

```
void Dealloc Page ()
        pt lock(&plk);
        if (pg count == LIMIT) {
          sh = 2;
          decr (pg_count);
          sh1 = sh;
          pt_notify (&pg_lim, &plk);
          pt_unlock(&plk);
        } else {
          pt_lock (&count_lock);
          pt_unlock (&plk);
          decr (pg_count);
          sh = 4:
          pt_unlock(&count_lock);
         and if
How do we get these invariants?
```

By using abstract interpretation, model checking, ...

NO, due to invariants at these locations pg\_count is in (-inf, LIMIT) in T1 pg\_count is in [LIMIT, +inf) in T2 Therefore, these locations are not simultaneously reachable

## **Static Analysis of Concurrent Programs**

#### □ Intuitively, one can reason over a set of product control states

- Not all product (global) control states, but only the *statically reachable* states
- Transaction Graph:
  - Each node is a statically reachable global control state,
  - Each edge is a *transaction*, i.e. an uninterruptible sequence of actions by a single thread

#### **Two main (inter-related) problems**

- How to find which global control states (nodes) are reachable?
- How to find (large) transactions?
  - Larger the transactions, smaller the number of interleavings to consider

#### Refinement Approach

[Kahlon et al. TACAS 09]

- At any stage, the transaction graph over-approximates the set of thread interleavings for sound static analysis or model checking
- Iteratively refine the transaction graph by computing invariants

## **Transaction Graph Example**



## **Refining Transactions**

[Kahlon, Sankaranarayanan & Gupta, TACAS 09]

#### Initial Transaction Graph

- Make this as small as possible
- Use static partial order reduction (POR) to consider non-redundant interleavings
  - Over control states only, but need to consider CFL-reachability
- Use synchronization constraints to eliminate statically unreachable nodes
  - Recall: Static reachability wrt synchronization operations
  - Precise analysis for nested locks, bounded lock chains, locks with wait-notify
     [Kahlon et al. 05, Kahlon 08, Kahlon & Wang 10]

## □ Iterative Refinement of Transaction Graph

#### Repeat

- **Compute invariants** over the transaction graph using abstract interpretation
  - Abstract domains: range, octagons, polyhedra [Cousot & Cousot, Miné. ...]
- Use invariants to prove nodes unreachable, and simplify graph
- Re-compute transactions (POR, synchronization analysis)

**Until transactions cannot be refined further.** 

## **Application: Detection of Data Races**

#### □ Implemented in the CoBe (<u>Concurrency Bench</u>) tool

#### Phase 1: Static Warning Generation

- Shared variable detection, Lockset analysis
- Generate warnings at global control states (c1, c2) when
  - The same shared variable is accessed, at least one access is a write, and
  - Locksets at c1 and c2 are disjoint

#### Phase 2: Static Warning Reduction (for improved precision)

- Create a Transaction Graph, and generate sound invariants
  - POR reductions, synchronization analysis, abstract interpretation
- If (c1, c2) is proved unreachable, then eliminate the warning

#### Phase 3: Model Checking

- Otherwise, create a model for model checking reachability of (c1, c2)
  - Slicing, constant propagation, enforcing invariants: lead to smaller models
  - Makes bounded model checking viable
  - Provides a concrete error trace

#### □ Linux device drivers with known data race bugs

Linux Driver	KLOC	#Sh Vars	#Warnings	Time	# After	Time	#Witness	#Unknown
				(sec)	Invariants	(sec)	MC	
pci_gart	0.6	1	1	1	1	4	0	1
jfs_dmap	0.9	6	13	2	1	52	1	0
hugetlb	1.2	5	1	4	1	1	1	0
ctrace	1.4	19	58	7	3	143	3	0
autofs_expire	8.3	7	3	6	2	12	2	0
ptrace	15.4	3	1	15	1	2	1	0
raid	17.2	6	13	2	6	75	6	0
tty_io	17.8	1	3	4	3	11	3	0
ipoib_multicast	26.1	10	6	7	6	16	4	2
TOTAL			<b>7</b> 99		<b>2</b> 4		21	3
decoder	2.9	4	256	5min	/ 15	22min		
bzip2smp	6.4	25	15	18	12	35		

After Phase 1 (Warning Generation)

After Phase 2 (Warning Reduction)

#### After Phase 3 (Model Checking)

## **Static Analysis: Propagating Interference Effects**

Т	heory	Synchronization		
Example analysis			[Miné	ESOP 2011]
Example undrysis		Analyze each thread in iso	lation ini	tially
		Propagate "interference ef		· ·
		Interference demain reco		
abstract consumer/pro	duce	interference domain respe	CIS Syric	IIIOIIIZatioii
8	$\mathcal{E}_0: \boldsymbol{X}$	= 1		
p1:	0.70	p2:	-	
while 1 do		while 1 do		
lock(m); <sup>1</sup>		lock(m);		
if $X > 0$ then ${}^2X \leftarrow X$	-1;	$X \leftarrow X + 1;$		
unlock(m);		if $X > 10$ then $X \leftarrow 10$	D;	
$^{3}Y = X$		unlock(m)		

at <sup>1</sup> the unlock – lock effect from p2 imports {X} × [1, 10]
at <sup>2</sup> X ∈ [1, 10], no effect from p2: X ← X − 1 is safe
at <sup>3</sup> X ∈ [0, 9], and p2 has the effects {X} × [1, 10] so, Y ∈ [0, 10]

Séminaire 68NQRT — 26 May 2011 Static analysis of embedded parallel C programs Antoine Miné

## Astrée Analyzer

	Application	AstréeA	
Preliminary results			

## Target code:

- embedded avionic code
- reactive code, network code, list, string, message management
- ARINC 653 real-time operating system (2.6 Klines C model)

Analysis results (intel 64-bit 2.66 GHz server)										
	lines $\#$ threads $\#$ iters.time $\#$ alarms									
	100 K	5	3	1h	80					
	<mark>1.6</mark> M	15	4	21h	6747					

efficiency on par with analyses of synchronous code

- few thread reanalyses (up to 4)
- few partitions (up to 4 for environments, 52 for interferences) fits in 32 GB of memory

but still too many alarms (99.6% selectivity, but not zero alarm)

Séminaire 68NQRT — 26 May 2011 Static analysis of embedded parallel C programs Antoine Miné

Tutorial: Verifying Concurrent Programs

## 6. Thread-Modular Reasoning

- □ As we just saw, invariants play a key role in static analysis
- Compositional verification
  - Proofs rules typically use inductive invariants
  - Advantage: Avoids explicit reasoning over interleavings

## Some Basics

- An assertion is a set of states
- Assertion  $\varphi$  is *invariant* if it includes all reachable states
- Invariance is proved using an auxiliary inductive invariant
  - (initiality)  $[I \Rightarrow \theta]$
  - (inductiveness) [next( $T, \theta$ )  $\Rightarrow \theta$ ]
  - (adequacy)  $[\theta \Rightarrow \varphi]$
- next(T, ξ) is the set of successors of states in ξ (by T)
- R is the strongest inductive invariant

## Localized Inductive Invariants

Idea: build an inductive invariant out of "little" pieces

- Restrict  $\theta$  to the shape  $\theta_1(X, L_1) \land \theta_2(X, L_2) \land \ldots \land \theta_N(X, L_N)$
- X is the set of (globally) shared program variables (e.g., locks)
- L<sub>i</sub> is the set of variables local to process P<sub>i</sub> (e.g., program counter, stack, temporary variables)
- The shape inherently limits correlations between local variables of different components (e.g., (x > l<sub>1</sub>) is OK but not (l<sub>1</sub> + l<sub>2</sub> > l<sub>3</sub>))

## Localized Inductive Invariants = Compositional Proof

Inductiveness for a localized assertion turns into the rely-guarantee form

- (initiality) For all  $i: [I_i \Rightarrow \theta_i]$
- (inductiveness) For all  $i: [next(T_i, \theta_i) \Rightarrow \theta_i]$
- (non-interference) For all  $i, j : j \neq i$ :  $[next(intf_{j}^{\theta} \land unchanged(L_{i}), \theta_{i}) \Rightarrow \theta_{i}]$
- The effect of process  $P_j$  on the shared state is called *interference*, represented by  $intf_j^{\theta}(X, X') = (\exists L_j, L'_j : T_j \land \theta_j)$

(We'll call a localized inductive invariant a "split invariant".)



## Computing the Strongest Split Invariant

The Knaster-Tarski Theorem also gives a simple iterative scheme to compute the fixpoint.

- Set the initial vector  $\theta^0 = (false, false, \dots, false)$
- At stage *i*, compute  $\theta^{i+1} = F(\theta^i)$
- Stop when a fixpoint is reached (no change in any component)

#### Theorem: Complexity

This algorithm takes time polynomial in N and in the size L (the number of states) of each component. The complexity is (roughly)  $O(N^3L^3)$ .

Local Proofs[Cohen & Namjoshi CAV 07, CAV 08, CAV 10]Can handle safety and liveness propertiesWorks well on many examples (Bakery, Peterson's, Szymanski, ...)

0

[Gupta et al. POPL 11, CAV 11]

- Automation and experimental comparison of "Owicki-Gries" and "Rely-Guarantee" reasoning
- Applicable to arbitrary (ad-hoc) synchronization patterns (not only nested locking or datarace-free code)
- Analyze implicitly an unbounded number of context switches (not restricted to context-bounded switching)
- Handles non-thread-modular proofs (not restricted to thread-modular, global-only, assumptions)

http://www.model.in.tum.de/~popeea/research/threader.html

Uses well-known techniques from software model checking (predicate abstraction refinement, CEGAR) for automating the proof rules

## Compositional Verification of Multi-threaded Programs

- Given a transition system:  $(\varphi_{init}, \rho_1 \lor \cdots \lor \rho_N, \varphi_{err})$
- Find auxiliary assertions R<sub>1</sub>,..., R<sub>N</sub> (reachable states) and E<sub>1</sub>,..., E<sub>N</sub> (environment transitions) such that:



55

## Outline

- ✓ Introduction
- ✓ PDS-based Model Checking
  - ✓ Theoretical results

✓ Static Veri

PDS-based model checking, Static Verification may not scale to large programs

✓ Boundi

✓ Reduct

Abstract Interest in Dynamic Analysis based on executions

#### Dynamic Analysis Methods

- Preemptive context bounding
- Predictive analysis
- Coverage-guided systematic testing

#### **Conclusions**

nalysis

## **Testing Multi-threaded Programs**





Goal: Scale CHESS to large programs (large k)

## **CHESS: Preemptive Context Bounding (PCB)**

[Musuvathi et al. PLDI 07, OSDI 08]

**Terminating program with fixed inputs and deterministic threads** 

- n threads, k steps each, c preemptions
- Preemptions are context switches forced by the scheduler

```
Number of executions <= <sub>nk</sub>C<sub>c</sub> . (n+c)!
= O( (n<sup>2</sup>k)<sup>c</sup>. n! )
```

Exponential in n and c, but not in k



- Choose c preemption points
- Permute n+c atomic blocks

Many bugs found in a small number of preemptions

## **Motivation: Trace Based Verification**



# **Atomicity Violations**

- □ Atomicity is a desired correctness criterion for concurrent programs.
  - Non-interference on shared accesses from code residing outside and inside an atomic region.
  - Serializability is a notion that checks atomicity.



A recent study shows 69% of concurrency bugs due to atomicity violations
 [Lu et al. ASPLOS'08]

## **Predictive Analysis (based on traces)**

#### □ Predictive analysis [Rosu et al. CAV 07, Farzan et al. TACAS 09, ...]

- Run a test execution and log information about events of interest
- Generate a *predictive* model over the events, by relaxing some ordering constraints
- Analyze the predictive model to check alternate interleavings of these events
- Note: Does not cover events not observed in the trace

#### Symbolic Predictive Analysis

[Wang et al. FM 09, TACAS 10]

- Generate a precise predictive model by considering constraints due to synchronization and dataflow
  - No false bugs
- Symbolically explore all possible thread interleavings of events in that trace, using an SMT solver
  - Performs better than explicit enumeration



## Symbolic Predictive Analysis for Detection of Violations

#### Build a SAT formula (in some quantifier-free first-order logic)

- F\_program : a feasible thread interleaving of CTP
- F\_property : e.g. an assertion is violated



Improves precision over other predictive techniques, while providing coverage over all possible interleavings over the observed events.



## □ What is the root cause of a "concurrency bug"?

- Programmers often make, but fail to enforce, some implicit assumptions regarding the concurrency control of the program
  - Certain blocks should be mutually exclusive  $\rightarrow$  data race
  - Certain blocks should be executed atomically  $\rightarrow$  atomicity violation
  - Certain operations should be executed in a fixed order → order violation

# □ To chase "concurrency bugs", we would like to go after the "broken assumptions"...

- Exhaustively test all concurrency control scenarios
- But not all possible thread interleavings

## **Coverage-Guided Systematic Testing**

[Wang et al. ICSE 2011]

**Coverage Metric:** 

HaPSet (History-aware Predecessor Set)

#### **How do we use this metric?**

- Use a framework for systematically generating interleavings
  - e.g. stateless model checking
- Keep track of HaPSets covered so far
- Instead of DPOR/PCB, use HaPSet to prune away interleavings
- Idea: Don't generate an interleaving to test if the "concurrency control scenario" (HaPSet) has already been covered

#### Based on PSet (Predecessor Set)

Psets were used for enforcing safe executions

Jie Yu, Satish Narayanasamy

A case for an interleaving constrained shared-memory multi-processor,

International Symposium on Computer Architecture, 2009.



#### **1. Synchronization statements**

- PSet ignored synchronizations, e.g. lock/unlock, wait/notify
- HaPSet considers synchronizations essential for concurrency

## 2. Context & thread sensitivity

- PSet (effectively) treats a statement as a (file,line) pair
- HaPSet treats a "statement" as a tuple (file,line,thr,ctx), where
  - thr = {local\_thread, remote\_thread} (exploits symmetry)
  - ctx = the truncated calling context

## Intuition: Why are HaPSets Useful?



Observations: #1. In all good runs, HaPSet[e3] = { } #2. In all good runs, e2 is not in HaPSet[e4]

#### From the given run

HaPSet(e1) = {}
HaPSet(e2) = {e1}
HaPSet(e3) = {}
HaPSet(e4) = {e3}

# From all good runs HaPSet(e1) = {e2} HaPSet(e2) = {e1,e4} HaPSet(e3) = {} HaPSet(e4) = {e3}



## Why are HaPSets Useful?



Observations: #1. In all good runs, HaPSet[e3] = { } #2. In all good runs, e2 is not in HaPSet[e4]

Steer search directly to a "bad" run

#### From the given run

HaPSet(e1)	=	{ }
HaPSet(e2)	=	{e1}
HaPSet(e3)	=	{ }
HaPSet(e4)	=	{e3}

# From all good runs HaPSet(e1) = {e2} HaPSet(e2) = {e1,e4} HaPSet(e3) = {} HaPSet(e4) = {e3}

From all (good and bad) runs
 HaPSet(e1) = {e2}
 HaPSet(e2) = {e1,e4}
 HaPSet(e3) = {e4}

**Thrift** is a software framework by **Facebook**, for scalable cross-language services development.

The C++ library has **18.5K lines of C++ code**. It has a known **deadlock**.

HaPSet guided search Much faster than DPOR or PCB Did not miss bugs in practice (many other examples in paper)

	1				,								
Test Program		Ha	aPSet	DPOR PCB0		B0	0 PCB1		PCB2				
	LoC	thrds	bug type	runs	time(s)	runs	time(s)	runs	time(s)	runs	time(s)	runs	time(s)
lib-w2-5t	18.5k	3	deadlk	14	27.8	23	18.6	512(no)	247.2	26	29.2	215	146.9
lib-w3-5t	18.5k	4	deadlk	18	27.5	733	TO	1301	TO	399	229.7	876	TO
lib-w4-5t	18.5k	5	deadlk	22	33.7	665	TO	1111	TO	980	TO	677	TO
lib-w5-5t	18.5k	6	deadlk	25	38.1	572	TO	899	TO	670	TO	582	TO
							R	^	<b>N</b>	~	7		7
							$\langle \rangle$						
							N						
			DPOR DCP										
				DFOR PCB									

## **Summary and Challenges**

#### Verifying Concurrent Programs

- Concurrency is pervasive, and very difficult to verify
- Active area of research
  - Model checking, Static analysis, Testing/dynamic verification, ...
  - Precise analysis requires reasoning about synchronization
    - Exploit programming patterns that are amenable for precise analysis
  - Efficient analysis requires controlling complexity of interleavings
    - Reductions, Implicit search, Abstractions, Compositional proofs
- Precision AND efficiency of analysis are needed for practical impact
  - Applications guided by practical concerns
    - Context-bounding, Coverage-directed testing
  - Advancements in Decision Procedures (SAT/SMT) offer hope

#### Hierarchy of Practical Challenges

- Multi-core systems, Many-core systems
- Distributed systems
- Great opportunity due to continuing growth of networked multi-core systems