• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
        • Preprocessor
        • Vl-loadconfig
        • Lexer
        • Vl-loadstate
        • Parser
          • Parse-expressions
          • Parse-udps
          • Vl-genelements
          • Parse-paramdecls
          • Parse-blockitems
          • Parse-utils
          • Parse-insts
          • Parse-datatype
          • Parse-functions
          • Parse-datatypes
          • Parse-strengths
          • Vl-parse-genvar-declaration
          • Vl-parse
          • Parse-ports
            • Parse-port-types
            • Sv-ansi-portdecls
            • Creating-portdecls/vardecls
            • Sv-non-ansi-portdecls
            • Verilog-2005-ports
            • Sv-ansi-port-interpretation
            • Verilog-2005-portdecls
          • Seq
          • Parse-packages
        • Vl-load-merge-descriptions
        • Scope-of-defines
        • Vl-load-file
        • Vl-flush-out-descriptions
        • Vl-description
        • Vl-loadresult
        • Vl-read-file
        • Vl-find-basename/extension
        • Vl-find-file
        • Vl-read-files
        • Extended-characters
        • Vl-load
        • Vl-load-main
        • Vl-load-description
        • Vl-descriptions-left-to-load
        • Inject-warnings
        • Vl-load-descriptions
        • Vl-load-files
        • Vl-load-summary
        • Vl-collect-modules-from-descriptions
        • Vl-descriptionlist
      • Transforms
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Parser

Parse-ports

Functions for parsing Verilog and SystemVerilog ports.

Subtopics

Parse-port-types

Handling of SystemVerilog-2012 port types.

Sv-ansi-portdecls

Parsing of SystemVerilog-2012 ANSI-style port declarations.

Creating-portdecls/vardecls

Utilities for the initial creation of port declarations and (if the port declaration is complete) corresponding net declarations.

Sv-non-ansi-portdecls

Parsing of SystemVerilog-2012 non-ANSI port declarations.

Verilog-2005-ports

Parsing for Verilog-2005 ports.

Sv-ansi-port-interpretation

SystemVerilog-2012 rules for determining port kind/type/direction for ANSI ports (Section 23.2.2.3).

Verilog-2005-portdecls

Parsing for Verilog-2005 port declarations.