• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
      • Apt
      • Zfc
      • Acre
      • Milawa
      • Smtlink
      • Abnf
      • Vwsim
        • Vwsim-users-guide
          • Vwsim-tutorial
          • Vwsim-output
          • Vwsim-input
            • Vwsim-hdl
            • Vwsim-spice
            • Vwsim-input-source-waveforms
            • Vwsim-names
          • Vwsim-build-and-setup
          • Vwsim-commands
      • Isar
      • Wp-gen
      • Dimacs-reader
      • Pfcs
      • Legacy-defrstobj
      • Proof-checker-array
      • Soft
      • C
      • Farray
      • Rp-rewriter
      • Instant-runoff-voting
      • Imp-language
      • Sidekick
      • Leftist-trees
      • Java
      • Taspi
      • Bitcoin
      • Riscv
      • Des
      • Ethereum
      • X86isa
      • Sha-2
      • Yul
      • Zcash
      • Proof-checker-itp13
      • Regex
      • ACL2-programming-language
      • Json
      • Jfkr
      • Equational
      • Cryptography
      • Poseidon
      • Where-do-i-place-my-book
      • Axe
      • Bigmems
      • Builtins
      • Execloader
      • Aleo
      • Solidity
      • Paco
      • Concurrent-programs
      • Bls12-377-curves
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
    • Software-verification
    • Math
    • Testing-utilities
  • Vwsim-users-guide

Vwsim-input

VWSIM input formats.

Input

VWSIM accepts circuit descriptions in the following formats:

    SPICE file

    The circuit netlist can be described in the SPICE format. The textual description of the circuit is provided in a ".cir" file. See vwsim-spice for the SPICE commands supported in VWSIM.

    VWSIM netlist

    A circuit description can be provided in VWSIM's native netlist format. The circuit netlist is described in a LISP syntax. See vwsim-hdl for a description of the VWSIM hardware description language.

    LISP file

    A saved VWSIM circuit simulation can be provided in the form of a LISP file. This is a file that was generated by a previous VWSIM simulation, which used the save-sim simulator option.

Subtopics

Vwsim-hdl
The VWSIM Hardware Description Language (HDL).
Vwsim-spice
VWSIM-compatible SPICE commands.
Vwsim-input-source-waveforms
SPICE-compatible input source waveforms.
Vwsim-names
Format of device and node names.