• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
          • Gatesplit
          • Gate-elim
          • Expression-optimization
          • Elim-supplies
          • Wildelim
          • Drop-blankports
          • Clean-warnings
          • Addinstnames
          • Custom-transform-hooks
          • Annotate
            • Make-implicit-wires
            • Resolve-indexing
            • Origexprs
            • Argresolve
            • Portdecl-sign
            • Designwires
              • Vl-vardecllist-designwires
              • Vl-modulelist-designwires
              • Vl-module-designwires
                • Vl-vardecl-designwires
                • Vl-design-designwires
              • Udp-elim
              • Vl-annotate-design
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Designwires

    Vl-module-designwires

    Add a VL_DESIGN_WIRE attribute to every net and reg declaration in a module.

    Signature
    (vl-module-designwires x) → new-x
    Arguments
    x — Guard (vl-module-p x).
    Returns
    new-x — Type (vl-module-p new-x).

    Definitions and Theorems

    Function: vl-module-designwires

    (defun vl-module-designwires (x)
      (declare (xargs :guard (vl-module-p x)))
      (let ((__function__ 'vl-module-designwires))
        (declare (ignorable __function__))
        (b* (((vl-module x) (vl-module-fix x))
             ((when (vl-module->hands-offp x)) x)
             (new-vardecls (vl-vardecllist-designwires x.vardecls)))
          (change-vl-module x
                            :vardecls new-vardecls))))

    Theorem: vl-module-p-of-vl-module-designwires

    (defthm vl-module-p-of-vl-module-designwires
      (b* ((new-x (vl-module-designwires x)))
        (vl-module-p new-x))
      :rule-classes :rewrite)

    Theorem: vl-module-designwires-of-vl-module-fix-x

    (defthm vl-module-designwires-of-vl-module-fix-x
      (equal (vl-module-designwires (vl-module-fix x))
             (vl-module-designwires x)))

    Theorem: vl-module-designwires-vl-module-equiv-congruence-on-x

    (defthm vl-module-designwires-vl-module-equiv-congruence-on-x
      (implies (vl-module-equiv x x-equiv)
               (equal (vl-module-designwires x)
                      (vl-module-designwires x-equiv)))
      :rule-classes :congruence)