• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
    • Sv
      • Svex-stvs
      • Svex-decomposition-methodology
      • Sv-versus-esim
      • Svex-decomp
      • Svex-compose-dfs
      • Svex-compilation
      • Moddb
      • Svmods
      • Svstmt
      • Sv-tutorial
        • Stvs-and-testing
          • Alu-test-vector
        • Decomposition-proofs
        • Proofs-with-stvs
        • Translating-verilog-to-svex
      • Expressions
      • Symbolic-test-vector
      • Vl-to-svex
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Stvs-and-testing

Alu-test-vector

A simple test of the alu16 module.

Signature

(alu-test-vector) → svtv

Returns

svtv — Type (svtv-p svtv).

Simulation Diagram

This is a svex symbolic test vector defined with defsvtv.

DAT?OP?OUT clk01010 abusA bbusB opcodeOP outRES