• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
    • Sv
      • Svex-stvs
      • Svex-decomposition-methodology
      • Sv-versus-esim
      • Svex-decomp
      • Svex-compose-dfs
      • Svex-compilation
      • Moddb
      • Svmods
      • Svstmt
      • Sv-tutorial
      • Expressions
      • Symbolic-test-vector
      • Vl-to-svex
        • Vl-to-sv
        • Vl-design->sv-design
        • Vl-to-sv-main
        • Vl-simplify-sv
        • Vl-user-paramsettings->unparam-names
        • Vl-user-paramsettings->modnames
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Sv

Vl-to-svex

Translation of vl designs into an SVEX design.

Subtopics

Vl-to-sv

Turn a VL design into an SVEX hierarchical design, with options given by a vl-simpconfig object.

Vl-design->sv-design

Turn a VL design into an SVEX hierarchical design.

Vl-to-sv-main

Turn a VL design into an SVEX hierarchical design, with a list of top modules.

Vl-simplify-sv

Core transformation sequence for using VL to generate SVEX modules.

Vl-user-paramsettings->unparam-names

Vl-user-paramsettings->modnames