• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Community
    • Proof-automation
    • ACL2
    • Macro-libraries
    • Interfacing-tools
    • Hardware-verification
    • Software-verification
      • Kestrel-books
        • Crypto-hdwallet
        • Apt
        • Error-checking
        • Fty-extensions
        • Isar
        • Kestrel-utilities
        • Set
        • Soft
        • C
        • Bv
        • Imp-language
        • Event-macros
        • Java
        • Riscv
          • Specification
          • Executable
          • Specialized
            • Specialized-features
            • Rv64im
            • Rv32im
            • Specialized-states
          • Optimized
        • Bitcoin
        • Ethereum
        • Yul
        • Zcash
        • ACL2-programming-language
        • Prime-fields
        • Json
        • Syntheto
        • File-io-light
        • Cryptography
        • Number-theory
        • Lists-light
        • Axe
        • Builtins
        • Solidity
        • Helpers
        • Htclient
        • Typed-lists-light
        • Arithmetic-light
      • X86isa
      • Axe
      • Execloader
    • Math
    • Testing-utilities
  • Riscv

Specialized

Specialized versions of the RISC-V ISA.

RISC-V is a family of ISAs, parameterized over the features. We provide some specializations of the ISA, currently one for RV32IM and one for RV64IM. Those are currently both hand-written, but we plan to re-obtain them, and possibly others, via APT transformation applied to the general model.

Subtopics

Specialized-features
Specialized features.
Rv64im
Specialized model for RV64IM.
Rv32im
Specialized model for RV32IM.
Specialized-states
Specialized states.