• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Community
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
            • Edgesynth
              • Vl-edgesynth-stmt-p
              • Vl-edgetable-p
              • Vl-always-edgesynth
              • Vl-edgesynth-merge-data-ifs
              • Vl-assignstmtlist->controls
              • Vl-assignstmtlist->lhses
              • Vl-assignstmtlist->rhses
              • Vl-edgesynth-flatten-data-ifs
              • Vl-edgesynth-pattern-match
              • Nedgeflop
              • Vl-edgesynth-make-data-inputs
              • Vl-edgesynth-make-clock-inputs
              • Vl-edgesynth-stmt-clklift
              • Vl-edgesynth-blockelim
              • Vl-alwayslist-edgesynth
              • Vl-edgesynth-create
              • Vl-edgesynth-classify-iftest
              • Vl-module-edgesynth
              • Vl-edgesynth-normalize-ifs
              • Vl-edgesynth-delays-okp
              • Vl-edgesynth-stmt-assigns
              • Vl-make-edgetable
              • Vl-edgesynth-sort-edges
              • Vl-modulelist-edgesynth
                • Vl-modulelist-edgesynth-aux
                • Vl-assignstmtlist-p
                • Vl-edgesynth-edgelist-p
                • Vl-assigncontrols-p
                • Vl-edgesynth-stmt-conditions
                • Vl-edgesynth-edge-p
                • Vl-design-edgesynth
                • Vl-edgesynth-get-delay
                • Vl-edgesynth-iftype-p
                • Edge-tables
              • Stmtrewrite
              • Cblock
              • Vl-always-convert-regports
              • Vl-always-convert-regs
              • Stmttemps
              • Edgesplit
              • Vl-always-check-reg
              • Vl-convert-regs
              • Latchsynth
              • Vl-always-check-regs
              • Vl-match-always-at-some-edges
              • Unelse
              • Vl-always-convert-reg
              • Vl-design-always-backend
              • Vl-stmt-guts
              • Vl-always-convert-regport
              • Vl-always-scary-regs
              • Eliminitial
              • Ifmerge
              • Vl-edge-control-p
              • Elimalways
            • Gatesplit
            • Gate-elim
            • Expression-optimization
            • Elim-supplies
            • Wildelim
            • Drop-blankports
            • Clean-warnings
            • Addinstnames
            • Custom-transform-hooks
            • Annotate
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Edgesynth

    Vl-modulelist-edgesynth

    Synthesize edge-triggered always blocks in a module list, perhaps adding some new, supporting modules.

    Signature
    (vl-modulelist-edgesynth x &key vecp) → new-x
    Arguments
    x — Guard (vl-modulelist-p x).
    Returns
    new-x — Type (and (vl-modulelist-p new-x) (no-duplicatesp-equal (vl-modulelist->names new-x))) , given the guard.

    Definitions and Theorems

    Function: vl-modulelist-edgesynth-fn

    (defun vl-modulelist-edgesynth-fn (x vecp)
     (declare (xargs :guard (vl-modulelist-p x)))
     (let ((__function__ 'vl-modulelist-edgesynth))
      (declare (ignorable __function__))
      (b*
       ((dupes (duplicated-members (vl-modulelist->names x)))
        ((when dupes)
         (raise
          "Module names must be unique, but found multiple definitions ~
                    of ~&0."
          dupes))
        ((mv new-x addmods)
         (vl-modulelist-edgesynth-aux x
                                      :vecp vecp))
        (all-mods (union (mergesort new-x)
                         (mergesort addmods)))
        (dupes (duplicated-members (vl-modulelist->names all-mods)))
        ((when dupes)
         (raise "Edgesynth caused a name collision: ~&0."
                dupes)))
       all-mods)))

    Theorem: return-type-of-vl-modulelist-edgesynth

    (defthm return-type-of-vl-modulelist-edgesynth
      (implies
           (and (force (vl-modulelist-p x)))
           (b* ((new-x (vl-modulelist-edgesynth-fn x vecp)))
             (and (vl-modulelist-p new-x)
                  (no-duplicatesp-equal (vl-modulelist->names new-x)))))
      :rule-classes :rewrite)