• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Community
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
        • *vl-1-bit-approx-mux*
        • *vl-1-bit-mux*
        • Nedgeflop
        • Vl-primitive-mkport
        • *vl-1-bit-assign*
        • *vl-1-bit-zmux*
        • Vl-primitive-mkwire
        • *vl-1-bit-bufif1*
        • *vl-1-bit-bufif0*
        • *vl-1-bit-delay-1*
        • *vl-1-bit-ceq*
        • *vl-1-bit-buf*
        • *vl-1-bit-rcmos*
        • *vl-1-bit-latch*
        • *vl-1-bit-cmos*
        • *vl-1-bit-power*
        • *vl-1-bit-rpmos*
        • *vl-1-bit-rnmos*
        • *vl-1-bit-pmos*
        • *vl-1-bit-nmos*
        • *vl-1-bit-ground*
        • *vl-1-bit-tranif1*
        • *vl-1-bit-tranif0*
        • *vl-1-bit-rtranif1*
        • *vl-1-bit-rtranif0*
        • *vl-1-bit-rtran*
        • *vl-1-bit-tran*
        • *vl-1-bit-notif1*
        • *vl-1-bit-notif0*
        • *vl-1-bit-and*
        • *vl-1-bit-xor*
        • *vl-1-bit-xnor*
        • *vl-1-bit-pullup*
        • *vl-1-bit-pulldown*
        • *vl-1-bit-or*
        • *vl-1-bit-not*
        • *vl-1-bit-nor*
        • *vl-1-bit-nand*
        • *vl-1-bit-z*
        • *vl-1-bit-x*
        • *vl-1-bit-t*
        • *vl-1-bit-f*
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
      • Transforms
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Fgl
    • Vwsim
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Primitives

*vl-1-bit-and*

Primitive and-gate module.

The Verilog definition of this module is:

module VL_1_BIT_AND (out, a, b) ;
  output out;
  input a;
  input b;
  assign out = a & b;
endmodule

VL takes this as a primitive. We use this in place of and gates and & operators, and also in many modules we generate for other operators like +.

The corresponding esim primitive is ACL2::*esim-and*

Definition: *vl-1-bit-and*

(defconst *vl-1-bit-and*
 (b* ((name "VL_1_BIT_AND")
      (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
      ((mv out-expr
           out-port out-portdecl out-vardecl)
       (vl-primitive-mkport "out" :vl-output))
      ((mv a-expr a-port a-portdecl a-vardecl)
       (vl-primitive-mkport "a" :vl-input))
      ((mv b-expr b-port b-portdecl b-vardecl)
       (vl-primitive-mkport "b" :vl-input))
      (assign (make-vl-assign
                   :lvalue out-expr
                   :expr (make-vl-nonatom :op :vl-binary-bitand
                                          :args (list a-expr b-expr)
                                          :finalwidth 1
                                          :finaltype :vl-unsigned)
                   :loc *vl-fakeloc*)))
   (hons-copy
        (make-vl-module
             :name name
             :origname name
             :ports (list out-port a-port b-port)
             :portdecls (list out-portdecl a-portdecl b-portdecl)
             :vardecls (list out-vardecl a-vardecl b-vardecl)
             :assigns (list assign)
             :minloc *vl-fakeloc*
             :maxloc *vl-fakeloc*
             :atts atts
             :esim acl2::*esim-and*))))