# HARDWARE/SOFTWARE CO-ASSURANCE USING THE RUST PROGRAMMING LANGUAGE AND ACL2

David S. Hardin

Applied Research and Technology Collins Aerospace





#### **DISCLAIMER**

The views expressed are those of the authors and do not reflect the official policy or position of the Defense Advanced Research Projects Agency (DARPA) or the U.S. Government.




#### DARPA CASE

- The goal of the DARPA Cyber-Assured Systems Engineering (CASE) program is to "develop the necessary design, analysis and verification tools to allow system engineers to design-in cyber resiliency"
- Architecture models in the DARPA CASE program are expressed in the SAE standard Architectural Analysis and Design Language (AADL)
- The CASE Cyber Requirements tools examine the AADL model for the system, identifying potential cyber vulnerabilities
- The CASE user then identifies security-enhancing architectural transformations to be applied to the model to address the vulnerabilities
- Let's say the need for an input well-formedness filter was identified:
  - The CASE user adds the filter to the model, and specifies the high-level filter behavior,
     e.g. using a regular expression
  - The CASE tools then automatically synthesize the filter and produce a proof of filter correctness all the way down to the binary level
  - This filter is hosted on a high-integrity operating system, e.g. seL4



#### DARPA CASE: SIMPLE UAV USE CASE






#### HARDWARE/SOFTWARE CO-DESIGN AND CO-ASSURANCE FOR DARPA CASE

- We desire to create CASE-style high-assurance architectural components using hardware/software co-design/co-assurance techniques
  - The CASE high-level Architectural Modeling approach supports both hardware- and software-based realizations
  - Being able to defer and/or change the allocation of functionality to hardware or software is highly desirable
  - Hardware provides greater tamper resistance, as well as higher performance
- Thus, we have been investigating the use of High-Level Synthesis (HLS)
  hardware/software co-design languages that also support formal
  verification



#### HARDWARE/SOFTWARE CO-DESIGN/ CO-ASSURANCE TOOLCHAIN

(ASPIRATIONAL)






## HARDWARE/SOFTWARE CO-SYNTHESIS FROM AADL MODELS (KANSAS STATE UNIVERSITY)

**Demo: Synthesize Hardware for CASE-generated filter** 

**AADL Model:** 



...mapped to Linux software process

...mapped to

Linux process with FPGA hardware driver

...mapped to
Linux software process

to access hardware-based filter implementation

Note: The KSU team currently uses the Xilinx Vivado HLS tools to perform hardware synthesis



#### TESTING ON FPGA DEVELOPMENT BOARD




```
rt: Registered component: PFC_Sys_Impl_Instance_proc_sw_producer (periodic: 1000)
rt: - Registered port: PFC Sys Impl Instance proc sw producer to filter (data out)
rt: Registered component: PFC Sys Impl Instance proc sw filter (periodic: 1000)
rt: - Registered port: PFC_Sys Impl Instance_proc_sw_filter_from producer (data in)
rt: - Registered port: PFC_Sys_Impl_Instance_proc_sw_filter_to_consumer (data out)
rt: Registered component: PFC_Sys_Impl_Instance_proc_sw_consumer (periodic: 1000)
       Registered port: PFC_Sys_Impl_Instance_proc_sw_consumer_from_filter (data in)
     Connected ports: PFC_Sys_Impl_Instance_proc_sw_producer_to_filter -> PFC_Sys_Impl_Instance_proc_sw_filter_from_producer
art: Connected ports: PFC_Sys_Impl Instance_proc_sw_filter_to_consumer -> PFC_Sys_Impl Instance_proc_sw_consumer_from_filter
coot@os:~# Producer_proc_sw_producer_App &
art: Registered component: PFC_Sys_Impl_Instance_proc_sw_producer (periodic: 1000)
art: - Registered port: PFC Sys Impl Instance proc sw producer to filter (data out)
art: Registered component: PFC Sys Impl Instance proc sw filter (periodic: 1000)
rt: - Registered port: PFC_Sys_Impl_Instance_proc_sw_filter_from_producer (data in)
art: - Registered port: FFC Sys Impl Instance proc sw filter to consumer (data out)
Art: Registered component: FFC Sys Impl Instance proc sw consumer (periodic: 1000)
art: - Registered port: PFC_Sys_Impl_Instance_proc_sw_consumer_from_filter (data in)
     Connected ports: PFC_Sys_Impl_Instance_proc_sw_producer_to_filter -> PFC_Sys_Impl_Instance_proc_sw_filter_from_produce
art: Connected ports: PFC_Sys_Impl Instance proc_sw_filter_to_consumer -> PFC_Sys_Impl Instance proc_sw_consumer_from_filter
oot@os:~# Filter proc sw filter App &
art: Registered component: PFC_Sys_Impl_Instance_proc_sw_producer (periodic: 1000)
rt: - Registered port: PFC Sys Impl Instance proc sw producer to filter (data out)
rt: Registered component: PFC Sys Impl Instance proc sw filter (periodic: 1000)
art: - Registered port: PFC_Sys_Impl_Instance_proc_sw_filter_from_producer_(data in)
art: - Registered port: PFC_Sys_Impl_Instance_proc_sw_filter_to_consumer_(data out)
art: Registered component: PFC Sys Impl Instance proc sw_consumer (periodic: 1000)
rt: - Registered port: PFC_Sys_Impl_Instance_proc_sw_consumer_from_filter (data in)
rt: Connected ports: PFC_Sys_Impl_Instance_proc_sw_producer_to_filter -> PFC_Sys_Impl_Instance_proc_sw_filter_from_producer
Art: Connected ports: PFC Sys Impl Instance proc sw filter to consumer -> PFC Sys Impl Instance proc sw consumer from filter
oot@os:~# Main
oot@os:~# Consumer_proc_sw_consumer_App starting ...
```



#### THE RAC APPROACH TO HARDWARE/ SOFTWARE VERIFICATION

- The hardware/software verification approach we employ was developed by David Russinoff and John O'Leary, while both were at Intel
  - The approach was initially based on SystemC, and was called MASC
  - Russinoff changed the source language from SystemC to Algorithmic C after he moved to Arm, made several enhancements, and renamed the system RAC (Restricted Algorithmic C)
- RAC is extensively documented in Russinoff's book, Formal Verification of Floating-Point Hardware Design: A Mathematical Approach, wherein RAC is applied to the verification of realistic Arm floating-point designs
  - RAC, and the verifications described in the book, are all available in the standard ACL2 theorem prover distribution





#### ALGORITHMIC C

- The Algorithmic C datatypes "provide a basis for writing bit-accurate algorithms to be synthesized into hardware"
- Example use:
  - typedef ac\_int<112, false> ui112;
     declares an unsigned 112-bit type used in floating-point hardware datapaths
- Supported by Mentor hardware synthesis tools, e.g. Catapult; for details, see https://hlslibs.org
- Restricted Algorithmic C (RAC) further restricts Algorithmic C to facilitate proof;
   see Chapter 15 of Russinoff's book for details
- NB: We use cpp macros to support either Algorithmic C or Xilinx Vivado HLS in hardware synthesis



### REALIZING THE H/W-S/W CO-ASSURANCE VISION USING RUST

- Recently, we have begun work to realize the hardware/software codesign co-assurance toolchain vision by supporting a Rust language subset called Restricted Algorithmic Rust, or RAR
- Rust has several assurance advantages over C/C++, including:
  - Improved type safety
  - Vastly improved memory safety
    - A "single-owner" rule for memory references (similar to stobjs)
  - No arbitrary pointer arithmetic
  - ...in short, the sources of 80% of C/C++ security flaws are eliminated outright!
- Basic Rust syntax is familiar to C/C++ developers, easing the transition
- The Rust compiler produces efficient, and importantly, energy-efficient code, which makes Rust a favorite for sustainable computing






#### RAR EXAMPLES DEVELOPED TO DATE

- A suite of array-backed algebraic data types, previously implemented in RAC
  - Stack, Singly-linked list, Doubly-linked list, Circular Queue, Deque, etc.
- A significant subset of the Monocypher modern cryptography suite, including XChacha20 and Poly1305 (RFC 8439) encryption/ decryption, Blake2b hashing, and X25519 public key cryptography
- A DFA-based JSON lexer, coupled with an LL(1) JSON parser
  - The JSON parser has also been implemented using Greibach Normal Form




#### RESTRICTED ALGORITHMIC C TOOLCHAIN





#### RESTRICTED ALGORITHMIC RUST TOOLCHAIN







#### THE PLEXI RAR-TO-RAC TRANSPILER

- Based on the open source plex parser and lexer generator tool, written in Rust
- Translates RAR code to RAC code one line at a time
- Rapid prototyping principles used to produce a tool that works "well enough"
  - Future work will investigate replacing this tool with a fully-verified transpiler



#### **EXAMPLE: ARRAY-BASED SET**





(a) Arrayset with contents {33, 22}, size = 5

(b) After delete of element 22

#### RAR EXAMPLE: ARRAY-BASED SET

```
const ARR_SZ: uint = 256;
#[derive(Copy, Clone)]
struct Arrayset {
  anext: [usize; ARR_SZ],
  avals: [i64; ARR_SZ],
  free_head: usize,
  used_head: usize,
}
```



#### RAR EXAMPLE: ARRAY-BASED SET (CONT'D.)

```
fn aset add(val: i64, aset: mut Arrayset) -> Arrayset {
  let curr index: usize = aset.free head;
  if (curr index >= ARR SZ) {
   return aset;
                                 // Full
  } else {
    if ((aset.used head < ARR SZ) && aset is element(val, aset)) {
      return aset;
    } else {
     aset.free head = aset.anext[aset.free head];
     aset.avals[curr index] = val;
      aset.anext[curr index] = aset.used head;
      aset.used head = curr index;
      return aset;
```



#### TRANSLATION TO ACL2

```
(DEFUND ASET ADD (VAL ASET)
 (LET ((CURR INDEX (AG 'FREE HEAD ASET)))
     (IF1 (LOG>= CURR INDEX (ARR SZ))
      ASET
       (IF1 (LOGAND1 (LOG< (AG 'USED HEAD ASET) (ARR SZ))
                     (ASET IS ELEMENT VAL ASET))
           ASET
            (LET* ((ASET (AS 'FREE HEAD
                              (AG (AG 'FREE HEAD ASET) (AG 'ANEXT ASET))
                             ASET))
                   (ASET (AS 'AVALS
                              (AS CURR INDEX VAL (AG 'AVALS ASET))
                             ASET))
                   (ASET (AS 'ANEXT
                              (AS CURR INDEX (AG 'USED HEAD ASET)
                                  (AG 'ANEXT ASET))
                                  ASET)))
                          (AS 'USED HEAD CURR INDEX ASET))))))
```



#### EXAMPLE RAR CORRECTNESS THEOREMS

```
(defthm as-anext-preseves-arraysetp
  (implies
   (and (arraysetp aset)
        (array-of-u64p v)
   (arraysetp (as 'anext v aset))))
(defthm aset add-works
  (implies
   (and (good-statep aset)
        (integerp val)
        (< (aset len aset) (arr sz)))</pre>
   (= (aset is element val (aset add val aset)) 1)))
```



#### CONCLUSION AND FUTURE WORK

- We have detailed a method and toolchain for the creation of formally verified critical system components developed for the DARPA CASE program
  - We have demonstrated how this toolchain can be used to implement security-enhancing transformations on system architectures specified in AADL, with automatically synthesized and verified implementations
- We have also described methods and tools for enhancing the safety and security of critical systems using a hardware/software co-design/co-assurance approach using the Rust programming language
  - Our efforts stand on the broad shoulders of the great Restricted Algorithmic C work
- In future work, we will continue to enhance our verified synthesis tools for Restricted Algorithmic Rust, focusing on:
  - Enhanced proof automation via improved RAR/RAC ACL2 books
  - Enhanced integration with KSU hardware synthesis effort
  - Improvements to RAR-to-RAC transpiler

