<u>CS 377P:</u> <u>Programming for Performance</u>



Administration

- Instructors:
 - Keshav Pingali (Professor, CS, ECE & ICES)
 - 4.126 Peter O'Donnell Building (POB)
 - Email: pingali@cs.utexas.edu
 - Intel:
 - Jackson Marusarz
 - Areg Melik-Adamyan
 - · Gergana Slavova
 - Mike Voss
- TA:
 - Yi-Shan Lu (Grad student, CS department)
 - Email: yishanlu@utexas.edu

•

Prerequisites

- Basic computer architecture course
 - (e.g.) PC, ALU, cache, memory, instruction-level parallelism (ILP)
- Basic calculus and linear algebra
 - differential equations and matrix operations
- Software maturity
 - assignments will be in C/C++ on Linux computers
 - ability to write medium-sized programs (~1000 lines)
- Self-motivation
 - willingness to experiment with systems

3

Coursework

- 6-7 programming projects
 - These will be more or less evenly spaced through the semester
 - Some projects will require the use of Intel performance analysis tools
- One mid-semester exam
 - Date: TBA (just before spring break)
- · Final exam

Text-book for course

No official book for course

This book is a useful reference.

"Parallel programming in C with MPI and OpenMP", Michael Quinn, McGraw-Hill Publishers. ISBN 0-07-282256-2

Lots of material on the web

What this course is not about

- This is not a clever hacks course
 - We are interested in general scientific principles for performance programming, not in squeezing out every last cycle for somebody's favorite program
- This is not a tools/libraries course
 - We will use several tools (Intel Vtune, Advisor) and libraries (MPI) but for us, they are a means to an end and not end in themselves.

What this course IS about

- · Architects invent many hardware features for boosting program performance
- Usually, software can benefit from these features only if it is carefully written to exploit them
- Our agenda in CS 377P:
 - Understand key performance-critical architectural features in modern computers
 - Develop general principles and techniques that can guide us in writing programs to exploit these features
 - Use state-of-the-art tools to put these into practice
- Two major concerns:
 - Exploiting parallelism
 - Exploiting locality

Why worry about performance?

- Until ~2005
 - Most programmers did not worry about performance

 - Programs ran faster on each new generation of computer
 If you din't like the performance, you waited and then bought a new computer
 - Small number of performance programmers
 - · Caches: exploit locality
 - Vectorization
 - Even smaller number of programmers
 - HPC centers: worried about parallelism and locality
- Since then
 - Programs do not run any faster on new hardware unless they exploit parallelism
- · Let us understand why
 - Moore's Law


Moore's Law


- What Moore said [1965]:
 - Number of transistors on a chip double every new generation of technology (~1.5 years)
- What people think Moore said:
 - Processor frequency doubles every 1.5 years



Gordon Moore (Intel)


9





What were all those transistors used for?

- On-chip caches
- Pipelined instruction execution
 - Instruction-level parallelism (ILP)
- · Many functional units
 - VLIW or superscalar to keep functional units busy
- Vector units
- (e.g.) Intel's AVX 512
- Wider on-chip data-paths
 - 8bit → 16 bit → 32 bit → 64 bit



Intel Pentium floorplan

Software challenges for performance programmers before 2005

- Exploiting instruction-level parallelism
 - (e.g.) loop unrolling to create long basic blocks
- Exploiting vector parallelism
 - (e.g.) vectorization of innermost loops
- Exploiting memory hierarchy
 - exploit spatial and temporal locality
 - code and data transformations for enhancing spatial and temporal locality
 - (e.g.) blocking of loops

13

Caches: typical latency numbers (today)

Locality is important.

From: Latency numbers every HPC programmer should know14

Before that, MMX and SSE

Getting performance is hard

- Amdahl's Law
 - Simple observation that shows that unless most program operations can be optimized, the benefits of performance optimization are limited
 - Unoptimized portions of program become bottleneck
- Analogy: suppose I go from Austin to Houston at 60 mph, and return "infinitely" fast. What is my average speed?
 - Answer: 120 mph, not infinity

Amdahl's Law (details)

- In general, program will have both optimized and unoptimized portions
 - Suppose program has N operations
 - r*N operations in optimized portion • (1-r)*N operations in unoptimized portion
 - Unoptimized portion requires one time unit per operation
 - Optimized portion can be executed infinitely fast so it takes zero time to execute.
- Speed-up:
 - $\frac{N}{(1-r)*N} =$ Original execution time Optimized execution time
- Even if r = 0.99, speed-up is only 100.

Unless most of your program is performance-optimized, you won't see much benefit.

Fundamental change since ~2005


- Moore's Law still holds
 - We get more transistors in each new technology generation
- However
 - 1. Architects have run out of ideas for how to use these transistors to speed up single-thread
 - 2. Processor clock speed have stalled at roughly 1-3 GHz

(1) What to do with extra transistors?

- · More cache
 - More cache buys performance until working set of program fits in cache
- Deeper pipeline
 - Deeper pipeline buys frequency at expense of increased branch mis-prediction penalty
 - Deeper pipelines => higher clock frequency => more power
- Add more functional units/vector units
 - Diminishing returns for adding more units
- Wider data paths
 - Increases bandwidth between functional units in a core but we now have comprehensive 64-bit designs

(2) Processor clock speed increase has stalled 10000 Power Density (W/cm²) 100 10 Source: Patrick 1970 1990 2000 2010

One use of transistors: go multicore • Use transistors to build multiple cores without increasing clock frequency - does not require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs - non-linear scaling of power density with frequency will not be a problem One will require microarchitectural breakthroughs One will require microarchitectural breakthr



Clusters and data-centers



TACC Stampede 2 cluster

- 4,200 Intel Knights Landing nodes, each with 68 cores
- 1,736 Intel Xeon Skylake nodes, each with 48 cores
- 100 Gb/sec Intel Omni-Path network with a fat tree topology employing six core switches

23

New software challenges

- Exploiting parallelism: keep the cores busy
 - Coarse-grain parallelism
 - Load-balancing
 - Keep the vector units busy: vector parallelism
 - Keep the scalar units busy: instruction-level parallelism
- Exploiting memory hierarchy
 - Spatial and temporal locality
 - Avoid sharing data with other cores as far as possible
- New kinds of bugs:
 - race conditions, deadlocks

Parallel programming

- · Shared-memory programming
 - Architecture: processor has some number of cores (e.g., Intel Skylake has up to 18 cores depending on the model)
 - Application program is decomposed into a number of threads, which run on these cores
 - Threads communicate by reading and writing memory locations
 - We will study pThreads and OpenMP for shared-memory programming
- · Distributed-memory programming
 - Architecture: network of machines (Stampede II: 4,200 KNL hosts)
 - Application program and data structures are partitioned into processes, which run on machines
 - Processes communicate by sending and receiving messages since they have no memory locations in common
 - We will study MPI for distributed-memory programming

2:

Major Lecture Topics

- · Applications
 - Parallelism and locality in important algorithms
- Locality
 - Memory hierarchy, code and data transformations
- Vector parallelism
 - Vectorizing compilers
- Shared-memory parallelism
 - Multicore architectures, pThreads, OpenMP, TBB
- Distributed-memory parallelism
 - Clusters, MPI
- GPUs
 - CUDA

26

Intel lectures

- Some lectures will be taught by Intel researchers
- Special focus on using Intel tools for writing, debugging and tuning parallel programs
- If you are registered for the course, you will get a license later for these tools