PP Presentation

Domain Model for Hardware Architecture

Components - processor, bus, cache, memory,

interconnect, etc.

Each component is defined by a set of attributes

* processor - cpi, resolution, etc.

* bus - protocol, width, latency, bandwidth, etc.

* cache - capacity, map, line size, resolution, etc.

Attribute is an enumerated type.

Component Model - for each desired value of attribute.

Previous slide Next slide Back to the first slide View Graphic Version