Foundations: Concurrency Concerns Synchronization Basics

Chris Rossbach

CS378

Today

- Questions?
- Administrivia
 - You've started Lab 1 right?
- Foundations
 - Parallelism
 - Basic Synchronization
 - Threads/Processes/Fibers, Oh my!
 - Cache coherence
 - Acknowledgments: some materials in this lecture borrowed from
 - Emmett Witchel (who borrowed them from: Kathryn McKinley, Ron Rockhold, Tom Anderson, John Carter, Mike Dahlin, Jim Kurose, Hank Levy, Harrick Vin, Thomas Narten, and Emery Berger)
 - Mark Silberstein (who borrowed them from: Blaise Barney, Kunle Olukoton, Gupta)
 - Andy Tannenbaum
 - Don Porter
 - me...

•

Photo source: https://img.devrant.com/devrant/rant/r_10875_uRYQF.jpg

Multithreaded programming




Faux Quiz (answer any 2, 5 min)

- Who was Flynn? Why is her/his taxonomy important?
- How does domain decomposition differ from functional decomposition? Give examples of each.
- Can a SIMD parallel program use functional decomposition? Why/why not?
- What is an RMW instruction? How can they be used to construct synchronization primitives? How can sync primitives be constructed without them?

Who is Flynn?

Michael J. Flynn

- Emeritus at Stanford
- Proposed taxonomy in 1966 (!!)
- 30 pages of publication titles
- Founding member of SIGARCH



• (Thanks Wikipedia)

Review: Flynn's Taxonomy


Y AXIS: Instruction Streams	SISD Single Instruction stream Single Data stream	SIMD Single Instruction stream Multiple Data stream
	MISD Multiple Instruction stream Single Data stream	MIND Multiple Instruction stream Multiple Data stream

X AXIS:

Data Streams


Review: Problem Partitioning

- Domain Decomposition
 - SPMD
 - Input domain
 - Output Domain
 - Both
- Functional Decomposition
 - MPMD
 - Independent Tasks
 - Pipelining



Domain decomposition

• Each CPU gets part of the input





Issues?

- Accessing Data
 - Can we access v(i+1, j) from CPU 0
 - ...as in a "normal" serial program?
 - Shared memory? Distributed?
 - Time to access v(i+1,j) == Time to access v(i-1,j) ?
 - Scalability vs Latency
- Control
 - Can we assign one vertex per CPU?
 - Can we assign one vertex per process/logical task?
 - Task Management Overhead
- Load Balance
- Correctness
 - order of reads and writes is non-deterministic
 - synchronization is required to enforce the order
 - locks, semaphores, barriers, conditionals....

Load Balancing


• Slowest task determines performance






Granularity


- Fine-grain parallelism
 - G is small
 - Good load balancing
 - Potentially high overhead
 - Hard to get correct
- Coarse-grain parallelism
 - G is large
 - Load balancing is tough
 - Low overhead
 - Easier to get correct






 $G = \frac{Computation}{Communication}$

Performance: Amdahl's law




$$Speedup(\#CPUs) = \frac{T_{serial}}{T_{parallel}} = \frac{1}{\frac{A}{\#CPUs} + (1 - A)}$$


Amdahl's law



What makes something "serial" vs. parallelizable?




Amdahl's law



End to end time: (X/2CoX/4) = (3/4)X seconds

What is the "speedup" in this case?


$$Speedup = \frac{\text{serial run time}}{\text{parallel run time}} = \frac{1}{\frac{A}{\#CPUs} + (1 - A)} = \frac{1}{\frac{.5}{2 \text{ cpus}} + (1 - .5)} = 1.333$$



What is the "speedup" in this case?


Speedup =
$$\frac{\text{serial run time}}{\text{parallel run time}} = \frac{1}{\frac{A}{\#CPUs} + (1 - A)} = \frac{1}{.75/8 + (1 - .75)} = 2.91x$$

Amdahl Action Zone




NUMBER OF CPUS

Amdahl Action Zone



NUMBER OF CPUS

Amdahl Action Zone



NUMBER OF CPUS


Strong Scaling vs Weak Scaling Amdahl vs. Gustafson

- N = #CPUs, S = serial portion = 1 A
- Amdahl's law: $Speedup(N) = \frac{1}{\frac{A}{N}+S}$
 - Strong scaling: Speedup(N) calculated given total amount of work is fixed
 - Solve same problems faster when problem size is fixed and #CPU grows
 - Assuming parallel portion is fixed, speedup soon seizes to increase
- Gustafson's law: Speedup(N) = S + (S-1)*N
 - Weak scaling: Speedup(N) calculated given work per CPU is fixed
 - Work/CPU fixed when adding more CPUs keeps granularity fixed
 - Problem size grows: solve larger problems
 - Consequence: speedup upper bound is much higher
 - Given work W on n CPUs, with α serial
 - Incremental work W' on (n+1) CPUs:
 - W'= α W+(1- α)nW
 - Speedup based on case where $(1-\alpha)$ scales perfectly:

$$S(n) = rac{lpha W + (1-lpha)nW}{lpha W + rac{(1-lpha)nW}{n}}$$
S(n)= $lpha + (1-lpha)$ n







Super-linear speedup


- Possible due to cache
- But usually just poor methodology
- Baseline: *best* serial algorithm
- Example:

Efficient **bubble sort**

- Serial: 150s
- Parallel 40s
- Speedup: $\frac{150}{40} = 3.75$?

NO NO NO!

- Serial quicksort: 30s
- *Speedup = 30/40 = 0.75X*




Why insist on best serial algorithm as baseline?


Concurrency and Correctness

If two threads execute this program concurrently, how many different final values of X are there?

Initially, X == 0.




```
void increment() {
    int temp = X;
    temp = temp + 1;
    X = temp;
}
```



Schedules/Interleavings

Model of concurrent execution

- Interleave statements from each thread into a single thread
- If any interleaving yields incorrect results, synchronization is needed



If X==0 initially, X == 1 at the end. WRONG result!

Locks fix this with Mutual Exclusion

```
void increment() {
    lock.acquire();
    int temp = X;
    temp = temp + 1;
    X = temp;
    lock.release();
}
```

Mutual exclusion ensures only safe interleavings

• But it limits concurrency, and hence scalability/performance

Is mutual exclusion a good abstraction?

Why are Locks "Hard?"

- Coarse-grain locks
 - Simple to develop
 - Easy to avoid deadlock
 - Few data races
 - Limited concurrency

```
// WITH FINE-GRAIN LOCKS
void move(T s, T d, Obj key){
  LOCK(s);
  LOCK(d);
  tmp = s.remove(key);
  d.insert(key, tmp);
  UNLOCK(d);
  UNLOCK(s);
}
```

- Fine-grain locks
 - Greater concurrency
 - Greater code complexity
 - Potential deadlocks
 - Not composable
 - Potential data races
 - Which lock to lock?

Thread 0	Thread 1
<pre>move(a, b, key1);</pre>	
	<pre>move(b, a, key2);</pre>

DEADLOCK!

Review: correctness conditions

- Safety
 - Only one thread in the critical region
- Liveness
 - Some thread that enters the entry section eventually enters the critical region
 - Even if other thread takes forever in non-critical region
- Bounded waiting
 - A thread that enters the entry section enters the critical section within some bounded number of operations.
 - If a thread i is in entry section, then there is a bound on the number of times that other threads are allowed to enter the critical section before thread i's request is granted
 while (1)

Mutex, spinlock, etc. are ways to implement

Did we get all the important conditions? Why is correctness defined in terms of locks? Theorem: Every property is a combination of a safety property and a liveness property. -Bowen Alpern & Fred Schneider https://www.cs.cornell.edu/fbs/publications/defliveness.pdf

Entry section

Exit section

Critical section

Non-critical section

Implementing Locks

int lock_value = 0; int* lock = &lock_value;

```
Lock::Acquire() {
while (*lock == 1)
; //spin
*lock = 1;
}
```

Completely and utterly broken. How can we fix it?

Lock::Release() {
 *lock = 0;
}

What are the problem(s) with this?

- ➤ A. CPU usage
- ➢ B. Memory usage
- C. Lock::Acquire() latency
- D. Memory bus usage
- E. Does not work

HW Support for Read-Modify-Write (RMW)

IDEA: hardware implements something like:

```
bool rmw(addr, value) {
   atomic {
    tmp = *addr;
    newval = modify(tmp);
    *addr = newval;
   }
}
```

Why is that hard? How can we do it? Preview of Techniques:

- Bus locking
- Single Instruction ISA extensions
 - Test&Set
 - CAS: Compare & swap
 - Exchange, locked increment, locked decrement (x86)
- Multi-instruction ISA extensions:
 - LLSC: (PowerPC, Alpha, MIPS)
 - Transactional Memory (x86, PowerPC)

Implementing Locks with Test&set

int lock_value = 0; int* lock = &lock_value;

Lock::Acquire() { while (test&set(lock) == 1) ; //spin }



(test & set ~= CAS ~= LLSC) TST: *Test&set*

- Reads a value from memory
- Write "1" back to memory location


Lock::Release() {
 *lock = 0;
}

What are the problem(s) with this?

- ➤ A. CPU usage
- ➢ B. Memory usage
- C. Lock::Acquire() latency
- D. Memory bus usage
- E. Does not work

More on this later...

Programming and Machines: a mental model




struct machine_state{
 uint64 pc;
 uint64 Registers[16];
 uint64 cr[6]; // control registers cr0-cr4 and EFER on AMD
...

```
} machine;
while(1) {
  fetch_instruction(machine.pc);
  decode_instruction(machine.pc);
  execute_instruction(machine.pc);
}
void execute_instruction(i) {
  switch(opcode) {
   case add_rr:
   machine.Registers[i.dst] += machine.Registers[i.src];
   break;
}
```


prev instruct	prev instruct	prev instruct		
load A(1)	call funcD	do 10 i=1,N		
load B(1)	x=y*z	alpha=w**3		ŧ
C(1)=A(1)*B(1)	sum=x*2	zeta=C(i)		me
store C(1)	call sub1(i,j)	10 continue		
next instruct	next instruct	next instruct	Ľ	,
P1	P2	Pn		


Parallel Machines: a mental model





Processes and Threads and Fibers...

- Abstractions
- Containers
- State
 - Where is shared state?
 - How is it accessed?
 - Is it mutable?










Anyone see an issue?

Processes


Model



- Multiprogramming of four programs
- Conceptual model of 4 independent, sequential processes
- Only one program active at any instant

Implementation

Process management	Memory management	File management
Registers	Pointer to text segment	Root directory
Program counter	Pointer to data segment	Working directory
Program status word	Pointer to stack segment	File descriptors
Stack pointer		User ID
Process state		Group ID
Priority		
Scheduling parameters		
Process ID		
Parent process		
Process group		
Signals		
Time when process started		
CPU time used		
Children's CPU time		
Time of next alarm		




The Thread Model

Per process items	Per thread ite	ms	
Address space	Program count	er	
Global variables	Registers		
Open files	Stack		
Child processes	State		
Pending alarms			
Signals and signal handlers	Process management	Memory management	File management
Accounting information	Registers Program counter Program status word	Pointer to text segment Pointer to data segment Pointer to stack segment	Root directory Working directory File descriptors
	Stack pointer Process state		User ID Group ID
Items shared by all threads in a process	Priority Scheduling parameters		
	Process ID Parent process		
Items private to each thread	Process group		
items private to each thead	Signals Time when process started		
	CPU time used		
	Children's CPU time		
	Time of next alarm		

Using threads

Ex. How might we use threads in a word processo



000

% CPU:

Threads:

Parent Process: launchd (1)

Process Group: Microsoft Word (446)

0.63

Memory

15

Microsoft Word (446)

Statistics

User: rossbach (501)

Open Files and Ports

467


Recent hangs: 0

Page Ins:

Where to Implement Threads:

User Space

Kernel Space




A user-level threads package

A threads package managed by the kernel

Threads vs Fibers

- Fibers?!?!
- Like threads, just an abstraction for flow of control
- *Lighter weight* than threads
 - In Windows, just a stack, subset of arch. registers, non-preemptive
 - *Not* just threads without exception support
 - stack management/impl has interplay with exceptions
 - Can be completely exception safe
- *Takeaway*: diversity of abstractions/containers for execution flows

x86_64 Architectural Registers



• Register map diagram courtesy of: By Immae - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=32745525

$switch_to(x,y)$ should switch tasks from x to y.

- * This could still be optimized:
- * fold all the options into a flag word and test it with a single test
- * could test fs/gs bitsliced

*

*

* Kprobes not supported here. Set the probe on schedule inst * Function graph tracer not supported too.

__visible __notrace_funcgraph struct task_struct * __switch_to(struct task_struct *prev_p, struct task_struct *next_p)

struct thread_struct *prev = &prev p->thread; struct thread_struct *next = &next_p->thread; struct fpu *prev_fpu = &prev->fpu; struct fpu *next_fpu = &next->fpu; int cpu = smp_processor_id() struct tss_struct *tss = &per_cpu(cpu_tss_rw, cpu);

WARN_ON_ONCE(IS_ENABLED(CONFIG_DEBUG_ENTRY) && this_cpu_read(irq_count) != -1);

switch_fpu_prepare(prev_fpu, cpu);

/* We must save %fs and %gs before load_TLS() because * %fs and %gs may be cleared by load_TLS().

* (e.g. xen_load_tls())

save_fsgs(prev_p);

* Load TLS before restoring any segments so that segment loads * reference the correct GDT entries.

load_TLS(next, cpu);

* Leave lazy mode, flushing any hypercalls made here. This * must be done after loading TLS entries in the GDT but before * loading segments that might reference them, and and it must * be done before fpu__restore(), so the TS bit is up to * date.

arch_end_context_switch(next_p);

/* Switch DS and ES.

* Reading them only returns the selectors, but writing them (if * nonzero) loads the full descriptor from the GDT or LDT. The * LDT for next is loaded in switch mm. and the GDT is loaded * above. *

* We therefore need to write new values to the segment

* registers on every context switch unless both the new and old * values are zero.

* Note that we don't need to do anything for CS and SS, as * those are saved and restored as part of pt_regs. */

savesegment(es, prev->es); if (unlikely(next->es | prev->es)) loadsegment(es, next->es);

savesegment(ds, prev->ds); if (unlikely(next->ds | prev->ds)) loadsegment(ds, next->ds);

load_seg_legacy(prev->fsindex, prev->fsbase, next->fsindex, next->fsbase, FS); load_seg_legacy(prev->gsindex, prev->gsbase, next->gsindex. next->gsbase. GS

Linux x86_64 context switch *excerpt*

ST(1) MM1

FP IP FP DP FP

ST(0) MM0

ST(2) MM2

ST(4) MM4

ST(6) MM6

CW

SW

ТW

P_DS

P_OPC FP DP FP IP

Complete fiber context switch on Unix and Windows

CR4

CR5

CR6

CR7

CR8

CR9

CR10

CR11

CR12

CR13

CR14

DR12

DR13

DR11

DR5

CR15 MXCSR

DR14

DR15

CR0

* The AMD64 architecture provides 16 general 64-bit registers together with 16 * 128-bit SSE registers, overlapping with 8 legacy 80-bit x87 floating point registers.

	- ·							
ST(3) MM	3 *		Both	Unix only	Windows only			CR1
ST(5) MM	5 *	rax rbx	Result register Must be preserved					CR2
ST(7) MM	7 *	rcx rdx	Charle and above and	Fourth argument Third argument	First argumen Second argume			CR3
	*	rsp rbp rsi	Stack pointer, must Frame pointer, must		Must be pres	erved		CR3
P FP_DP FP_	C *	rdi r8		First argument Fifth argument	Must be prese Third argument	erved		MSW
8-bit regist		r9 r10-r11 r12-r15 xmm0-5	Volatile Must be preserved Volatile	Sixth argument	Fourth argume			egister egister
P FP_IP	*	xmm6-15 fpcsr mxcsr	Non volatile Non volatile	Volatile	Must be pres			DR6
	* Thus for the two architectures we get slightly different lists of registers * to preserve. *							DR7
	* Registers "owned" by caller: * Unix: rbx, rsp, rbp, r12-r15, mxcsr (control bits), x87 CW							DR8
	* Windows: rbx, rsp, rbp, rsi, rdi, r12-r15, xmm6-15							DR9
						DR4	1	DR10

wn work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=32745525

Red

٠

/* switch_te(x,y) should switch tasks from x to y.
* This could still be optimized:
* fold all the optimized:
* fold all the optimized sword and test it with a single test
* could rest fygs bitsIted

* Kprobes not supported here. Set the probe on schedule instead.
* Function graph tracer not supported too.
*/

visible __notrace_funcgraph struct task_struct *
__witch_te(struct task_struct 'prev_p, struct task_struct 'next_p)

struct thread_struct "prev = Sprev_p->thread; struct thread_struct "next = Snot_p->thread; struct fpu "prev_fpu = Aprev->fpu; struct fpu "next_fpu = Anext->fpu; int cpu = mo_precessor.id();

struct tes_struct "tss = lpar_cpu(cpu_tss_rw, cpu); wath_ow_owce(ts_buableD(CONFIG_DEBUG_ENTRY) &s thts_cpu_read(ira_count) != -1);

switch_fpu_prepare(prev_fpu, cpu);

/* We must save %fs and %gs before load_TLS() because * %fs and %gs may be cleared by load_TLS(). * (e.g. xen_load_tLS()) * (e.g. xen_load_tLS())

save_fsgs(prev_p);

DR13


DR11

DR5

DR15


% Load TLS before restoring any segments so that segment % reference the correct CDT entries. %/ load_TLS(Mext, cpu);

/*
 Leave lazy node, flushing ony hypercalls made here. This
 must be done after loading TLS entries in the GDT but bef
 loading segments that might reference them, and and it mus
 be done before fpu_restore(), so the TS bit is up to
 *//



x86 64 Registers and Threads

• Register map diagram courtesy of: By Immae - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=32745525



[•] Register map diagram courtesy of: By Immae - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=32745525

Pthreads

- POSIX standard thread model,
- Specifies the API and call semantics.
- Popular most thread libraries are Pthreads-compatible

Preliminaries

- Include pthread.h in the main file
- Compile program with -lpthread
 - gcc -o test test.c -lpthread
 - may not report compilation errors otherwise but calls will fail
- Good idea to check return values on common functions

Thread creation

- Types: pthread_t type of a thread
- Some calls:

- No explicit parent/child model, except main thread holds process info
- Call pthread_exit in main, don't just fall through;
- When do you need pthread_join ?
 - status = exit value returned by joinable thread
- Detached threads are those which cannot be joined (can also set this at creation)

Creating multiple threads

```
#include <stdio.h>
#include <pthread.h>
#define NUM THREADS 4
void *hello (void *arg) {
      printf("Hello Thread\n");
main() {
  pthread t tid[NUM THREADS];
  for (int i = 0; i < NUM THREADS; i++)
    pthread create(&tid[i], NULL, hello, NULL);
  for (int i = 0; i < NUM THREADS; i++)</pre>
    pthread_join(tid[i], NULL);
```

Can you find the bug here?

What is printed for myNum?

```
void *threadFunc(void *pArg) {
    int* p = (int*)pArg;
    int myNum = *p;
    printf( "Thread number %d\n", myNum);
}
. . .
// from main():
for (int i = 0; i < numThreads; i++) {
    pthread_create(&tid[i], NULL, threadFunc, &i);
}</pre>
```

Pthread Mutexes

- Type: pthread_mutex_t
- Attributes: for shared mutexes/condition vars among processes, for priority inheritance, etc.
 - use defaults
- Important: Mutex scope must be visible to all threads!

Pthread Spinlock


- Type: pthread_spinlock_t
- int pthread_spinlock_init(pthread_spinlock_t *lock); int pthread_spinlock_destroy(pthread_spinlock_t *lock); int pthread_spin_lock(pthread_spinlock_t *lock); int pthread_spin_unlock(pthread_spinlock_t *lock); int pthread_spin_trylock(pthread_spinlock_t *lock);

Wait...what's the difference?

int pthread_mutex_init(pthread_mutex_t *mutex,...); int pthread_mutex_destroy(pthread_mutex_t *mutex); int pthread_mutex_lock(pthread_mutex_t *mutex); int pthread_mutex_unlock(pthread_mutex_t *mutex); int pthread_mutex_trylock(pthread_mutex_t *mutex);

Review: mutual exclusion model


- Safety
 - Only one thread in the critical region
- Liveness
 - Some thread that enters the entry section eventually enters the critical region
 - Even if other thread takes forever in non-critical region



Multiprocessor Cache Coherence


PhysicsConcurrencyF = ma~ coherence

Multiprocessor Cache Coherence



- P1: read X
- P2: read X
- P2: X++
- P3: read X

Multiprocessor Cache Coherence





BusRd(S


INVALID

Each cache line has a state (M, E, S, I)

- Processors "snoop" bus to maintain states
- Initially \rightarrow 'l' \rightarrow Invalid
- Read one \rightarrow 'E' \rightarrow exclusive
- Reads \rightarrow 'S' \rightarrow multiple copies possible
- Write \rightarrow 'M' \rightarrow single copy \rightarrow lots of cache coherence traffic









Read-Modify-Write (RMW)

- Implementing locks requires read-modify-write operations
- Required effect is:
 - An atomic and isolated action
 - 1. read memory location AND
 - 2. write a new value to the location
 - RMW is *very tricky* in multi-processors
 - Cache coherence alone doesn't solve it



Essence of HW-supported RMW



HW Support for Read-Modify-Write (RMW)

Test & Set	CAS	Exchange, locked increment/decrement,	LLSC: load-linked store-conditional
Most architectures	Many architectures	x86	PPC, Alpha, MIPS
<pre>int TST(addr) { atomic { ret = *addr; if(!*addr) *addr = 1; return ret; } }</pre>	<pre>bool cas(addr, old, new) { atomic { if(*addr == old) { *addr = new; return true; } return false; } }</pre>	<pre>int XCHG(addr, val) { atomic { ret = *addr; *addr = val; return ret; } }</pre>	<pre>bool LLSC(addr, val) { ret = *addr; atomic { if(*addr == ret) { *addr = val; return true; } return false; }</pre>


```
void CAS_lock(lock) {
   while(CAS(&lock, 0, 1) != true);
}
```


HW Support for RMW: LL-SC

```
LLSC: load-linked store-conditional
PPC, Alpha, MIPS
bool LLSC(addr, val) {
  ret = *addr;
  atomic {
    if(*addr == ret) {
      *addr = val;
      return true;
    }
  return false;
}
```

```
void LLSC_lock(lock) {
  while(1) {
    old = load-linked(lock);
    if(old == 0 && store-cond(lock, 1))
      return;
  }
}
```

- load-linked is a load that is "linked" to a subsequent store-conditional
- Store-conditional only succeeds if value from linked-load is unchanged





Implementing Locks with Test&set

int lock_value = 0; int* lock = &lock_value;

Lock::Acquire() { while (test&set(lock) == 1) ; //spin }



(test & set ~ CAS ~ LLSC)


```
Lock::Release() {
    *lock = 0;
}
```

What is the problem with this?


- > A. CPU usage B. Memory usage C. Lock::Acquire() latency
- D. Memory bus usage E. Does not work

Test & Set with Memory Hierarchies

Initially, lock already held by some other CPU—A, B busy-waiting What happens to lock variable's cache line when different cpu's contend?




TTS: Reducing busy wait contention



- What is the problem with this?
 - A. CPU usage B. Memory usage C. Lock::Acquire() latency
 - D. Memory bus usage E. Does not work


Test & Test & Set with Memory Hierarchies

What happens to lock variable's cache line when different cpu's contend for the same lock?



Test & Test & Set with Memory Hierarchies

What happens to lock variable's cache line when different cpu's contend for the same lock?



How can we improve over busy-wait?

Lock::Acquire() {
while(1) {
 while (*lock == 1) ; // spin just reading
 if (test&set(lock) == 0) break;
}

Mutex

- Same abstraction as spinlock
- But is a "blocking" primitive
 - Lock available \rightarrow same behavior
 - Lock held \rightarrow yield/block
- Many ways to yield
- Simplest case of semaphore

```
void cm3_lock(u8_t* M) {
  u8_t LockedIn = 0;
  do {
   if (__LDREXB(Mutex) == 0) {
     // unlocked: try to obtain lock
     if ( __STREXB(1, Mutex)) { // got lock
       ___CLREX(); // remove ___LDREXB() lock
       LockedIn = 1;
     else task_yield(); // give away cpu
   else task_yield(); // give away cpu
} while(!LockedIn);
```

- Is it better to use a spinlock or mutex on a uni-processor?
- Is it better to use a spinlock or mutex on a multi-processor?
- How do you choose between spinlock/mutex on a multiprocessor?

Priority Inversion


```
A(prio-0) → enter(I);
B(prio-100) → enter(I); → must wait.
```

Solution?

Priority inheritance: A runs at B's priority MARS pathfinder failure: <u>http://wiki.csie.ncku.edu.tw/embedded/priority-inversion-on-Mars.pdf</u>

Other ideas?

Dekker's Algorithm



Lab #1

- Basic synchronization
- <u>http://www.cs.utexas.edu/~rossbach/cs378/lab/lab0.html</u>
- Start early!!!

Questions?