



# Parallel Architectures Parallel Algorithms CUDA

Chris Rossbach

cs378h

# Outline for Today

- Questions?
- Administrivia
  - pedagogical-\* machines should be available
- Agenda
  - Parallel Algorithms
  - CUDA
- Acknowledgements:  
[http://developer.download.nvidia.com/compute/developertools/prerequisites/presentations/cuda\\_language/Introduction\\_to\\_CUDA\\_C.pptx](http://developer.download.nvidia.com/compute/developertools/prerequisites/presentations/cuda_language/Introduction_to_CUDA_C.pptx)



# Faux Quiz Questions


- What is a reduction? A prefix sum? Why are they hard to parallelize and what basic techniques can be used to parallelize them?
- Define flow dependence, output dependence, and anti-dependence: give an example of each. Why/how do compilers use them to detect loop-independent vs loop-carried dependences?
- What is the difference between a thread-block and a warp?
- How/Why must programmers copy data back and forth to a GPU?
- What is “shared memory” in CUDA? Describe a setting in which it might be useful.
- CUDA kernels have implicit barrier synchronization. Why is `__syncthreads()` necessary in light of this fact?
- How might one implement locks on a GPU?
- What ordering guarantees does a GPU provide across different hardware threads’ access to a single memory location? To two disjoint locations?
- When is it safe for one GPU thread to wait (e.g. by spinning) for another?

# Review: what is a vector processor?

```
# C code
for (i=0; i<64; i++)
    C[i] = A[i] + B[i];


# Scalar Code
LI      R4, 64
loop:
    L.D    F0, 0(R1)
    L.D    F2, 0(R2)
    ADD.D F4, F2, F0
    S.D    F4, 0(R3)
    DADDIU R1, 8
    DADDIU R2, 8
    DADDIU R3, 8
    DSUBIU R4, 1
    BNEZ   R4, loop
```

# Review: what is a vector processor?




# Review: what is a vector processor?


*Dont decode same instruction over and over...*



# Review: what is a vector processor?



# Review: what is a vector processor?




```
# C code  
for (i=0; i<64; i++)  
C[i] = A[i] + B[i];
```

```
# Scalar Code  
LI R4, 64  
loop:  
L.D F0, 0(R1)  
L.D F2, 0(R2)  
ADD.D F4, F2, F0  
S.D F4, 0(R3)  
DADDIU R1, 8  
DADDIU R2, 8  
DADDIU R3, 8  
DSUBIU R4, 1  
BNEZ R4, loop
```

```
# Vector Code  
LI VLR, 64  
LV V1, R1  
LV V2, R2  
ADDV.D V3, V1, V2  
SV V3, R3
```

# Review: what is a vector processor?





## Implementation:

- Instruction fetch control logic shared
- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel

# C code for (i=0; i<64; i++) C[i] = A[i] + B[i];	# Scalar Code LI R4, 64 loop: L.D F0, 0(R1) L.D F2, 0(R2) ADD.D F4, F2, F0 S.D F4, 0(R3) DADDIU R1, 8 DADDIU R2, 8 DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop	# Vector Code LI VLR, 64 LV V1, R1 LV V2, R2 ADDV.D V3, V1, V2 SV V3, R3
---	---	---

# Review: what is a vector processor?



## Implementation

- Instruction parallelism
- Scalar parallelism
- Memory parallelism
- Multiple different operands in parallel

# C code for (i=0; i<64; i++) C[i] = A[i] + B[i];	# Scalar Code LI R4, 64 loop: L.D F0, 0(R1) L.D F2, 0(R2) ADD.D F4, F2, F0 S.D F4, 0(R3) DADDIU R1, 8 DADDIU R2, 8 DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop	# Vector Code LI VLR, 64 LV V1, R1 LV V2, R2 ADDV.D V3, V1, V2 SV V3, R3
---	---	---

# Review: Hardware multi-threading


# Review: Hardware multi-threading

- Address memory bottleneck


# Review: Hardware multi-threading

- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls


# Review: Hardware multi-threading






- Address memory bottleneck
  - Share exec unit across
    - Instruction streams
    - Switch on stalls




# Review: Hardware multi-threading






- Address memory bottleneck
  - Share exec unit across
    - Instruction streams
    - Switch on stalls



# Review: Hardware multi-threading




- Address memory bottleneck
  - Share exec unit across
    - Instruction streams
    - Switch on stalls
  - Looks like multiple cores to the OS




# Review: Hardware multi-threading

- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls
- Looks like multiple cores to the OS
- Three variants:
  - Coarse
  - Fine-grain
  - Simultaneous

ZMM0	YMM0	XMM0	ZMM1	YMM1	XMM1	ST(0) MM0	ST(1) MM1	ADDAEXX RAX	-Ind rc R8	-Ind rc R12	CR0	CR4
ZMM2	YMM2	XMM2	ZMM3	YMM3	XMM3	ST(2) MM2	ST(3) MM3	ADDX3X RBX	-Ind rc R9	-Ind rc R13	CR1	CR5
ZMM4	YMM4	XMM4	ZMM5	YMM5	XMM5	ST(4) MM4	ST(5) MM5	ADDXCX RCX	-Ind rc R10	-Ind rc R14	CR2	CR6
ZMM6	YMM6	XMM6	ZMM7	YMM7	XMM7	ST(6) MM6	ST(7) MM7	ADDXDX RDX	-Ind rc R11	-Ind rc R15	CR3	CR7
ZMM8	YMM8	XMM8	ZMM9	YMM9	XMM9	ZW	CW	ADDPDPDP	GUD EDI RDJ	IP DP RIP	CR3	CR8
ZMM10	YMM10	XMM10	ZMM11	YMM11	XMM11	ZW	CW	TP IP	FP DP	P CS	CS SS DS	GDTR IDTR DR0 DR6 CR13
ZMM12	YMM12	XMM12	ZMM13	YMM13	XMM13	ZW	CW	TP IP	FP DP	P CS	ES FS GS	TR LDTR DR1 DR7 CR14
ZMM14	YMM14	XMM14	ZMM15	YMM15	XMM15	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR2 DR8 CR15 MXCSR
ZMM16	YMM16	XMM16	ZMM17	YMM17	XMM17	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR3 DR9
ZMM18	YMM18	XMM18	ZMM19	YMM19	XMM19	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR4 DR10 DR12 DR14
ZMM20	YMM20	XMM20	ZMM21	YMM21	XMM21	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR5 DR11 DR13 DR15



ZMM0	YMM0	XMM0	ZMM1	YMM1	XMM1	ST(0) MM0	ST(1) MM1	ADDAEXX RAX	-Ind rc R8	-Ind rc R12	CR0	CR4
ZMM2	YMM2	XMM2	ZMM3	YMM3	XMM3	ST(2) MM2	ST(3) MM3	ADDX3X RBX	-Ind rc R9	-Ind rc R13	CR1	CR5
ZMM4	YMM4	XMM4	ZMM5	YMM5	XMM5	ST(4) MM4	ST(5) MM5	ADDXCX RCX	-Ind rc R10	-Ind rc R14	CR2	CR6
ZMM6	YMM6	XMM6	ZMM7	YMM7	XMM7	ST(6) MM6	ST(7) MM7	ADDXDX RDX	-Ind rc R11	-Ind rc R15	CR3	CR7
ZMM8	YMM8	XMM8	ZMM9	YMM9	XMM9	ZW	CW	ADDPDPDP	GUD EDI RDJ	IP DP RIP	CR3	CR8
ZMM10	YMM10	XMM10	ZMM11	YMM11	XMM11	ZW	CW	TP IP	FP DP	P CS	CS SS DS	GDTR IDTR DR0 DR6 CR13
ZMM12	YMM12	XMM12	ZMM13	YMM13	XMM13	ZW	CW	TP IP	FP DP	P CS	ES FS GS	TR LDTR DR1 DR7 CR14
ZMM14	YMM14	XMM14	ZMM15	YMM15	XMM15	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR2 DR8 CR15 MXCSR
ZMM16	YMM16	XMM16	ZMM17	YMM17	XMM17	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR3 DR9
ZMM18	YMM18	XMM18	ZMM19	YMM19	XMM19	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR4 DR10 DR12 DR14
ZMM20	YMM20	XMM20	ZMM21	YMM21	XMM21	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR5 DR11 DR13 DR15



ZMM0	YMM0	XMM0	ZMM1	YMM1	XMM1	ST(0) MM0	ST(1) MM1	ADDAEXX RAX	-Ind rc R8	-Ind rc R12	CR0	CR4
ZMM2	YMM2	XMM2	ZMM3	YMM3	XMM3	ST(2) MM2	ST(3) MM3	ADDX3X RBX	-Ind rc R9	-Ind rc R13	CR1	CR5
ZMM4	YMM4	XMM4	ZMM5	YMM5	XMM5	ST(4) MM4	ST(5) MM5	ADDXCX RCX	-Ind rc R10	-Ind rc R14	CR2	CR6
ZMM6	YMM6	XMM6	ZMM7	YMM7	XMM7	ST(6) MM6	ST(7) MM7	ADDXDX RDX	-Ind rc R11	-Ind rc R15	CR3	CR7
ZMM8	YMM8	XMM8	ZMM9	YMM9	XMM9	ZW	CW	ADDPDPDP	GUD EDI RDJ	IP DP RIP	CR3	CR8
ZMM10	YMM10	XMM10	ZMM11	YMM11	XMM11	ZW	CW	TP IP	FP DP	P CS	CS SS DS	GDTR IDTR DR0 DR6 CR13
ZMM12	YMM12	XMM12	ZMM13	YMM13	XMM13	ZW	CW	TP IP	FP DP	P CS	ES FS GS	TR LDTR DR1 DR7 CR14
ZMM14	YMM14	XMM14	ZMM15	YMM15	XMM15	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR2 DR8 CR15 MXCSR
ZMM16	YMM16	XMM16	ZMM17	YMM17	XMM17	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR3 DR9
ZMM18	YMM18	XMM18	ZMM19	YMM19	XMM19	ZW	CW	TP IP	FP DP	P CS	CS SS DS	DR4 DR10 DR12 DR14
ZMM20	YMM20	XMM20	ZMM21	YMM21	XMM21	ZW	CW	TP IP	FP DP	P CS	ES FS GS	DR5 DR11 DR13 DR15

# Programming Model

- *GPUs are I/O devices, managed by user-code*
- “kernels” == “shader programs”
- 1000s of HW-scheduled threads per kernel
- Threads grouped into independent blocks.
  - Threads in a block can synchronize (barrier)
  - This is the *\*only\** synchronization
- “Grid” == “launch” == “invocation” of a kernel
  - a group of blocks (or warps)

# Programming Model

- *GPUs are I/O devices, managed by user-code*
- “kernels” == “shader programs”
- 1000s of HW-scheduled threads per kernel
- Threads grouped into independent blocks.
  - Threads in a block can synchronize (barrier)
  - This is the *\*only\** synchronization
- “Grid” == “launch” == “invocation” of a kernel
  - a group of blocks (or warps)

*Need codes that are 1000s-X parallel....*

# Parallel Algorithms

- Sequential algorithms often do not permit easy parallelization
  - Does not mean there work has no parallelism
  - A different approach can yield parallelism
  - but often changes the algorithm
  - Parallelizing != just adding locks to a sequential algorithm
- Parallel Patterns
  - Map
  - Scatter, Gather
  - Reduction
  - Scan
  - Search, Sort

# Parallel Algorithms

- Sequential algorithms often do not permit easy parallelization
  - Does not mean there work has no parallelism
  - A different approach can yield parallelism
  - but often changes the algorithm
  - Parallelizing != just adding locks to a sequential algorithm
- Parallel Patterns
  - Map
  - Scatter, Gather
  - Reduction
  - Scan
  - Search, Sort

If you can express your algorithm using these patterns, an apparently fundamentally sequential algorithm can be made parallel

# Map

- Inputs
  - Array A
  - Function  $f(x)$
- $\text{map}(A, f) \rightarrow$  apply  $f(x)$  on all elements in A
- Parallelism trivially exposed
  - $f(x)$  can be applied in parallel to all elements, in principle

# Map

- Inputs
  - Array A
  - Function  $f(x)$
- $\text{map}(A, f) \rightarrow$  apply  $f(x)$  on all elements in A
- Parallelism trivially exposed
  - $f(x)$  can be applied in parallel to all elements, in principle

```
for(i=0; i<numPoints; i++) {  
    labels[i] = findNearestCenter(points[i]);  
}
```



```
map(points, findNearestCenter)
```

# Scatter and Gather

# Scatter and Gather

- **Gather:**
  - Read multiple items to single /packed location

# Scatter and Gather

- **Gather:**
  - Read multiple items to single /packed location
- **Scatter:**
  - Write single/packed data item to multiple locations


# Scatter and Gather

- **Gather:**
  - Read multiple items to single /packed location
- **Scatter:**
  - Write single/packed data item to multiple locations
- Inputs: x, y, indeces, N

# Scatter and Gather

- Gather:
  - Read multiple items to single /packed location
- Scatter:
  - Write single/packed data item to multiple locations
- Inputs: x, y, indeces, N

```
for (i=0; i<N; ++i)  
    x[i] = y[idx[i]];
```



```
gather(x, y, idx)
```

```
for (i=0; i<N; ++i)  
    y[idx[i]] = x[i];
```



```
scatter(x, y, idx)
```

# Scatter and Gather


- Gather:
  - Read multiple items to single /packed location
- Scatter:
  - Write single/packed data item to multiple locations
- Inputs: x, y, indeces, N

```
for (i=0; i<N; ++i)  
    x[i] = y[idx[i]];
```


→ gather(x, y, idx)

```
for (i=0; i<N; ++i)  
    y[idx[i]] = x[i];
```

→ scatter(x, y, idx)



Scatter



Gather

# Reduce

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
- $\text{Reduce}(\text{op}, s)$  returns a **op**  $a$  **op**  $b$  **op**  $c \dots$  **op**  $z$

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
- $\text{Reduce}(\text{op}, s)$  returns a **op**  $a$  **op**  $b$  **op**  $c \dots$  **op**  $z$

```
for(i=0; i<N; ++i) {  
    accum += point[i]  
}
```

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
- $\text{Reduce}(\text{op}, s)$  returns a **op**  $a$  **op**  $b$  **op**  $c \dots$  **op**  $z$



```
for(i=0; i<N; ++i) {  
    accum += point[i]  
}
```



```
accum = reduce(+, point)
```

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
- $\text{Reduce}(\text{op}, s)$  returns a **op**  $a$  **op**  $b$  **op**  $c \dots$  **op**  $z$





```
for(i=0; i<N; ++i) {  
    accum += point[i]  
}
```



```
accum = reduce(+, point)
```

# Reduce

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
- $\text{Reduce}(\text{op}, s)$  returns a **op**  $a$  **op**  $b$  **op**  $c \dots$  **op**  $z$



```
for(i=0; i<N; ++i) {  
    accum += point[i]  
}
```

→  $\text{accum} = \text{reduce}(+, \text{point})$

Why must op be associative?

# Scan (prefix sum)

# Scan (prefix sum)

- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
  - Identity  $I$

# Scan (prefix sum)


- Input
  - Associative operator **op**
  - Ordered set  $s = [a, b, c, \dots z]$
  - Identity  $I$
- $\text{scan}(\text{op}, s) = [I, a, (a \text{ op } b), (a \text{ op } b \text{ op } c) \dots]$

# Scan (prefix sum)

- Input
  - Associative operator  $\text{op}$
  - Ordered set  $s = [a, b, c, \dots z]$
  - Identity  $I$
- $\text{scan}(\text{op}, s) = [I, a, (a \text{ op } b), (a \text{ op } b \text{ op } c) \dots]$
- Scan is the workhorse of parallel algorithms:
  - Sort, histograms, sparse matrix, string compare, ...

# Scan (prefix sum)

- Input
  - Associative operator  $\text{op}$
  - Ordered set  $s = [a, b, c, \dots z]$
  - Identity  $I$
- $\text{scan}(\text{op}, s) = [I, a, (a \text{ op } b), (a \text{ op } b \text{ op } c) \dots]$
- Scan is the workhorse of parallel algorithms:
  - Sort, histograms, sparse matrix, string compare, ...



# Example: Parallel GroupBy

- Group a collection by key
- Lambda function maps elements → key

# Example: Parallel GroupBy


- Group a collection by key
- Lambda function maps elements → key

```
var res = ints.GroupBy(x => x);
```

# Example: Parallel GroupBy

- Group a collection by key
- Lambda function maps elements → key


```
var res = ints.GroupBy(x => x);
```



# Example: Parallel GroupBy

- Group a collection by key
- Lambda function maps elements → key


```
var res = ints.GroupBy(x => x);
```



# Example: Parallel GroupBy

- Group a collection by key
- Lambda function maps elements → key

```
var res = ints.GroupBy(x => x);
```



```
foreach(T elem in PF(ints))
{
    key      = KeyLambda(elem);
    group   = GetGroup(key);
    group.Add(elem);
}
```




# Example: Parallel GroupBy

- Group a collection by key
- Lambda function maps elements → key

```
var res = ints.GroupBy(x => x);
```

- *Insufficient Parallelism*
- *Requires synchronization*



A code snippet within a green background is enclosed in a large blue circle with a diagonal slash, indicating it is incorrect or inefficient. The code shows a `foreach` loop that iterates over an array of integers (`ints`). Inside the loop, the current element (`elem`) is mapped to a key using a `KeyLambda` function. Then, a variable `group` is assigned the value returned by a `GetGroup` function, which takes the key as an argument. Finally, the element is added to the group using a `group.Add(elem)` call. A lock icon is placed next to the `group` assignment, suggesting that multiple threads might access the same group simultaneously, which requires synchronization.

```
foreach(T elem in ints)
{
    key = KeyLambda(elem);
    group = GetGroup(key);
    group.Add(elem);
}
```

# Parallel GroupBy

ints	10	30	20	10	20	30	10
------	----	----	----	----	----	----	----

res	10	10	10	30	30	20	20
-----	----	----	----	----	----	----	----

# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**

- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous



# Parallel GroupBy

**Process each input element in parallel**


- grouping ~ shuffling
- input item → output offset such that groups are contiguous
- output offset = group offset + item number
- ... but how to get the group offset, item number?



# Parallel GroupBy

Process each input element in parallel


- grouping ~ shuffling
- input item → output offset such that groups are contiguous
- output offset = group offset + item number
- ... but how to get the group offset, item number?



# Parallel GroupBy

Process each input element in parallel


- grouping ~ shuffling
- input item → output offset such that groups are contiguous
- output offset = group offset + item number
- ... but how to get the group offset, item number?



# Parallel GroupBy

Process each input element in parallel

- grouping ~ shuffling
- input item → output offset such that groups are contiguous
- output offset = group offset + item number
- ... but how to get the group offset, item number?




# Parallel GroupBy

Process each input element in parallel




- grouping ~ shuffling
- input item → output offset such that groups are contiguous
- output offset = group offset + item number
- ... but how to get the group offset, item number?




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives




# GroupBy using parallel primitives



# GroupBy using parallel primitives



# GroupBy using parallel primitives



We'll revisit after  
more CUDA  
background...

# Sort

Many variations

- Enumeration sort
- Bitonic sort
- Merge sort
- Parallel Quicksort
- Radix sort
- Sample sort
- ...

# Summary

Re-expressing apparently sequential algorithms as combinations of parallel patterns is a common technique when targeting GPUs

- Reductions
- Scans
- Re-orderings (scatter/gather)
- Sort
- Map