GPU Optimization

Chris Rossbach and Calvin Lin

cs380p

Outline

Over the last several classes:

Background from many areas

Architecture

Vector processors

Hardware multi-threading

Graphics

Graphics pipeline

Graphics programming models

Algorithms

parallel architectures \rightarrow parallel algorithms

Programming GPUs

CUDA

Basics: getting something working

Advanced: making it perform

Outline

Over the last several classes:

Background from many areas

Architecture

Vector processors

Hardware multi-threading

Graphics

Graphics pipeline

Graphics programming models

Algorithms

parallel architectures \rightarrow parallel algorithms

Programming GPUs

CUDA

Basics: getting something working

- This lecture





Each SM has multiple vector units (4) 32 lanes wide → warp size



Each SM has multiple vector units (4) 32 lanes wide → warp size Vector units use **hardware multi-threading**





								L1 Instru	ctic	on Cache							
			L0 lr	nstruc	tion C	ache						L0 li	nstruc	tion C	ache		
		War	p Sch	edule	r (32 t	hread	/clk)				Wa	rp Sch	edule	r (32 t	hread	/clk)	
		Di	spatcl	h Unit	(32 th	read/	clk)				Di	spatc	h Unit	(32 th	read/	clk)	
		Reg	ister	File ('	16,38	4 x 32	2-bit)				Reç	jister	File (1	16,384	4 x 32	2-bit)	
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		
FP6	i4	INT	INT	FP32	FP32	\vdash				FP64	INT	INT	FP32	FP32	\vdash		
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		
FP6	i4	INT	INT	FP32	FP32	TEN	ISOR	TENSOR		FP64	INT	INT	FP32	FP32	TEN	ISOR	TENSO
FP6	i4	INT	INT	FP32	FP32		ORE	CORE		FP64	INT	INT	FP32	FP32		DRE	CORE
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	Ħ		
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
			L0 li	nstruc	tion C	ache						LOJ	nstruc	tion C	ache		
		War	_	edule	_	_	/clk)				Wa		edule		_	/clk)	
		Di	spatcl	h Unit	(32 th	read/	clk)				Di	spatcl	h Unit	(32 th	read/	clk)	
		Reg	ister	File ('	16,38	4 x 32	2-bit)				Reç	jister	File (1	16,384	4 x 32	2-bit)	
FP6	i4	INT	INT	FP32	FP32	H				FP64	INT	INT	FP32	FP32	H		
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP6	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP6	i4	INT	INT	FP32	FP32		ISOR	TENSOR		FP64	INT	INT	FP32	FP32		ISOR	TENSO
FP6	i4	INT	INT	FP32	FP32	cc	DRE	CORE		FP64	INT	INT	FP32	FP32	CC	DRE	CORE
	i4	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP6		INT	INT	FP32	FP32	\vdash				FP64	INT	INT	FP32	FP32	\vdash		
FP6 FP6	4			FP32	FP32		H			FP64	INT	INT	FP32	FP32		H	
		INT	INT							LD/ LD/	LD/	LD/	LD/	LD/	LD/	1.00	
FP6		INT LD/ ST	INT LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		ST ST	ST	ST	ST	ST	ST	LD/ ST	SFU
FP6 FP6	i4 LD/	LD/	LD/	LD/			ST	SFU B L1 Data Ca	 che	ST ST	ST	ST					SFU



						L1 Instruc	ction Cache							
		_	nstruc	_						nstruc				
					hread/clk)					nedule				
	Di	spatch	Unit	(32 th	read/clk)			Di	spatcl	h Unit	(32 th	read/d	CIIK)	
	Reg	ister	File (1	16,384	4 x 32-bit)			Reg	ister	File ('	16,384	4 x 32	2-bit)	
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32	H		
FP64	INT	INT	FP32			TENSOR CORE	FP64	INT	INT		FP32		ISOR DRE	
FP64	INT	INT	FP32		CORE	CORE	FP64	INT	INT		FP32		λ.Ε.	CORE
FP64	INT	INT	FP32				FP64	INT	INT		FP32	Ħ		
FP64	INT	INT	FP32				FP64 FP64	INT	INT		FP32	H		
FP64	INT	INT	FP32 LD/	FP32	LD/ LD/		FP64	INT	INT	FP32	FP32 LD/	LD/	LD/	
ST ST	ST	ST	ST	ST	ST ST	SFU	ST ST	ST	ST	ST	ST	ST	ST	SFU
		L0 Ir	nstruc	tion C	ache				L0 lr	nstruc	tion C	ache		
					hread/clk)					nedule				
	Di	spatcl	i Unit	(32 th	read/clk)			Di	spatcl	h Unit	(32 th	read/o	cik)	
	Reg	ister	File (1	16,384	4 x 32-bit)			Reg	ister	File ('	16,384	4 x 32	2-bit)	
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32	H		
FP64 FP64	_	INT INT	FP32 FP32				FP64 FP64	INT INT	INT INT		FP32 FP32			
	INT			FP32						FP32				
FP64	INT INT	INT	FP32 FP32	FP32 FP32	TENSOR	TENSOR	FP64	INT	INT	FP32 FP32	FP32		ISOR	TENSOF
FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32	TENSOR	TENSOR CORE	FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32		ISOR DRE	TENSOF
FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32			FP64 FP64 FP64 FP64 FP64	INT INT INT INT	INT INT INT INT	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32			
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32			FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32			
FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	CORE	CORE	FP64 FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	cc	DRE	CORE
FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32			FP64 FP64 FP64 FP64 FP64 FP64	INT INT INT INT INT	INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32			
FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/LD/	INT INT INT INT INT INT INT	INT INT INT INT INT INT LD/	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LD/ ST ST	CORE	FP64 FP64 FP64 FP64 FP64 FP64 FP64 LD/LD/	INT INT INT INT INT INT LD/ ST	INT INT INT INT INT INT LD/ ST	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LDV	LD	CORE

Thread block scheduler warp (thread) scheduler



		L0 Ir	nstruct	tion C	ache								
	War	_	_	_	hread/clk)	_							
	Dis	spatcl	h Unit	(32 th	read/clk)								
	Reg	ister	File (1	16,38	4 x 32-bit)			Reg	ister	File (16,384	4 x 32-bit)	
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32	TENSOR	TENSOR	FP64	INT	INT	FP32	FP32	TENSOR	TENSOR
FP64	INT	INT	FP32	FP32	CORE	CORE	FP64	INT	INT	FP32	FP32	CORE	CORE
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32			FP64	INT	INT	FP32	FP32		
LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU
		1.0.4	nstruct	tion C	acho				1.0-1	nstruc	tion C	lacha	
	War				hread/clk)	_		Ma				hread/clk)	
								vva	ip Sci	hedule	r (32 t	ineau/cikj	
	Dis	spate	h Unit	(32 th	read/clk)							iread/clk)	
					read/clk) 4 x 32-bit)			Di	spatc	h Unit	(32 th		
FP64				16,38			FP64	Di	spatc	h Unit File ((32 th	read/clk)	
FP64 FP64	Reg	ister	File (1	16,38 FP32			FP64 FP64	Di Reg	spatc Jister	h Unit File (FP32	(32 th 16,384	read/clk)	
	Reg INT	ister INT	File (1 FP32	16,38 FP32 FP32				Di Reg INT	spatc ister INT	h Unit File (FP32 FP32	(32 th 16,38 FP32	read/clk)	
FP64	Reg INT INT	ister INT INT	File (1 FP32 FP32	16,38 FP32 FP32 FP32	4 x 32-bit) TENSOR	TENSOR	FP64	Di Reg INT INT	spatc jister INT INT	h Unit File (FP32 FP32 FP32	(32 th 16,38 FP32 FP32	read/clk) 4 x 32-bit) TENSOR	TENSOR
FP64 FP64	Reg INT INT INT	ISTER INT INT INT	File (1 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	4 x 32-bit)	TENSOR	FP64 FP64	Di Reg INT INT INT	spatc ister INT INT INT	h Unit File (FP32 FP32 FP32 FP32	(32 th 16,38 FP32 FP32 FP32	4 x 32-bit)	TENSOR
FP64 FP64 FP64	Reg INT INT INT INT	INT INT INT INT	File (1 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	4 x 32-bit) TENSOR		FP64 FP64 FP64	Di Reg INT INT INT	spatc ister INT INT INT INT	File (FP32 FP32 FP32 FP32 FP32 FP32	(32 th 16,38 FP32 FP32 FP32 FP32	read/clk) 4 x 32-bit) TENSOR	
FP64 FP64 FP64 FP64	Reg INT INT INT INT	INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	4 x 32-bit) TENSOR		FP64 FP64 FP64 FP64	Di Reg INT INT INT INT	spatc ister INT INT INT INT	File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th 16,38 FP32 FP32 FP32 FP32 FP32	read/clk) 4 x 32-bit) TENSOR	
FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT INT	INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	4 x 32-bit) TENSOR		FP64 FP64 FP64 FP64 FP64 FP64	Di Reg INT INT INT INT INT	spatc ister INT INT INT INT INT	File (FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32	read/clk) 4 x 32-bit) TENSOR	
FP64 FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT INT	INT INT INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	4 x 32-bit) TENSOR		FP64 FP64 FP64 FP64 FP64 FP64	Di Reg INT INT INT INT INT INT	INT INT INT INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th 16,38 FP32 FP32 FP32 FP32 FP32 FP32 FP32	read/clk) 4 x 32-bit) TENSOR	

GPU Memory Hierarchy



Constant Cache

Global variables marked by ____constant____ constant and can't be changed in device. Will be cached by Constant Cache Located in global memory Good for threads that access the same address constant int a=10; ___global___ void kernel() a++; //error

Memory addresses

Texture Cache



Texture Cache

Save Data as Texture :

- Provides hardware accelerated filtered sampling of data (1D, 2D, 3D) Read-only data cache holds fetched samples Backed up by the L2 cache
- Backed up by the L2 cache



Texture Cache

Save Data as Texture :

Provides hardware accelerated filtered sampling of data (1D, 2D, 3D) Read-only data cache holds fetched samples Backed up by the L2 cache

Why use it?

Separate pipeline from shared/L1 Highest miss bandwidth Flexible, e.g. unaligned accesses What if your problem takes a large number of read-only points as input?



How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host

```
cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);
```

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```

How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```



How many threads/blocks should I use?

// Copy inputs to device

cudaMemcpy(d_a, a, size, cudaMemcpyHostToDevice); cudaMemcpy(d_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU
add<<<N/THREADS_PER_BLOCK, THREADS_PER_BLOCK>>>(d_a, d_b, d_c);

// Copy result back to host

cudaMemcpy(c, d_c, size, cudaMemcpyDeviceToHost);

// Cleanup

```
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
return 0;
```

- Usually things are correct if grid×block dims >= input size
- Getting good performance is another matter

```
host_
void vecAdd()
{
    dim3 DGrid = ceil(n/256,1,1);
    dim3 DBlock = (256,1,1);
```

}

```
addKernel<<<DGrid,DBlock>>>(A_d,B_d,C_d,n);
```

```
_host_
```

void vecAdd()

```
{
    dim3 DGrid = ceil(n/256,1,1);
    dim3 DBlock = (256,1,1);
    addKernel<<<DGrid,DBlock>>>(A_d,B_d,C_d,n);
}
```







Commands by host issued through *streams*

Commands by host issued through streams



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently



- Commands by host issued through *streams*
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues



- Commands by host issued through *streams*
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)
 - ♦ Multiple streams mapped to each queue \rightarrow serializes some kernels



- Commands by host issued through streams
 - Kernels in the same stream executed sequentially
 - Kernels in different streams may be executed concurrently
- Streams mapped to GPU HW queues
 - Done by "kernel management unit" (KMU)
 - ♦ Multiple streams mapped to each queue \rightarrow serializes some kernels
- Kernel launch distributes thread blocks to SMs



Suppose one TB (threadblock) has 64 threads (2 warps)

Suppose one TB (threadblock) has 64 threads (2 warps)



Suppose one TB (threadblock) has 64 threads (2 warps)



Suppose one TB (threadblock) has 64 threads (2 warps)

Thread Blocks <u>SMs</u> **Register File Register File Register File** L1 Cache/Shared Memory L1 Cache/Shared Memory Cache/Shared Memory SM_0 SM_1 SM_12 SMs split blocks into warps Unit of HW scheduling for SM 32 threads each \bullet
Thread Blocks, Warps, Scheduling

Suppose one TB (threadblock) has 64 threads (2 warps)

Thread Blocks

.....



<u>SMs</u>



SM_0



SM_1

....



SM_12

- SMs split blocks into warps
- Unit of HW scheduling for SM
- 32 threads each

Thread Blocks, Warps, Scheduling

Suppose one TB (threadblock) has 64 threads (2 warps)





<u>Flynn's Taxonomy</u>

Data Streams

Streams	SISD	SIMD	
Instruction Streams	MISD	MIMD	

























• Where is the parallelism here?







1 Taco,

please













- There's none!
- This only works if you can keep every lane full at every step

Where is the parallelism here?

- Throughput == Performance
- Goal: Increase Occupancy!





1 Taco,

please





















- This only works if you can keep every lane full at every step
- Throughput == Performance
- Goal: Increase Occupancy!

























- There's none!
- This only works if you can keep every lane full at every step
- Throughput == Performance
- Goal: Increase Occupancy!



GPU Performance Metric: Occupancy

GPU Performance Metric: Occupancy

Occupancy = (#Active Warps) /(#MaximumActive Warps) Measures how well concurrency/parallelism is utilized

GPU Performance Metric: Occupancy

Occupancy = (#Active Warps) /(#MaximumActive Warps) Measures how well concurrency/parallelism is utilized Occupancy captures:

Which resources can be dynamically shared How to reason about resource demands of a kernel Enables device-specific tuning of kernel parameters













Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized



Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized



What is the performance impact of varying kernel resource demands?

Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized

Limits on the numerator:

Registers/thread

Shared memory/thread block

Number of scheduling slots: blocks, warps



What is the performance impact of varying kernel resource demands?

Occupancy = (#Active Warps) /(#MaximumActive Warps)

Measure of how well max capacity is utilized

Limits on the numerator:

Registers/thread

Shared memory/thread block

Number of scheduling slots: blocks, warps

Limits on the denominator:

Memory bandwidth Scheduler slots



What is the performance impact of varying kernel resource demands?

Consider Fermi: 1536 threads/SM

Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)?

Consider Fermi: 1536 threads/SM At 512 threads/block, how many blocks can execute (per SM)?



Consider Fermi: 1536 threads/SM



At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider Fermi: 1536 threads/SM At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?



Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider HW limit of 8 thread blocks/SM @ 128 threads/block?

3

Suppose only 1024 active threads at a time

Occupancy = 0.666 (1024/1536)
Impact of Thread Block Size

Consider Fermi: 1536 threads/SM

At 512 threads/block, how many blocks can execute (per SM)? With 128 threads/block?

Consider HW limit of 8 thread blocks/SM @ 128 threads/block?

3

Suppose only 1024 active threads at a time

Occupancy = 0.666 (1024/1536)

To maximize utilization, thread block size should balance

demand for thread blocks vs.

thread slots

Assume 10 registers/thread and a thread block size of 256

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers What is the impact of increasing number of registers by 2?

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers
What is the impact of increasing number of registers by 2? Granularity of management is a thread block!

Assume 10 registers/thread and a thread block size of 256 Number of registers per SM = 16K

A TB requires 2560 registers → max of 6 thread blocks per SM Uses all 1536 thread slots (6 blocks * 256 threads/block) 2560 regs/block * 6 block/SM = 15,360 registers

What is the impact of increasing number of registers by 2?

Granularity of management is a thread block!

Loss of concurrency of 256 threads!

(12 regs/thread * 256 threads/block * 5 blocks/SM = 15360 registers)

Impact of Shared Memory

Shared memory is allocated per thread block

Can limit the number of thread blocks executing concurrently per SM

gridDim and blockDim parameters impact demand for

shared memory number of thread slots number of thread block slots

Pragmatic Strategy: Strike a Balance



- Navigate the tradeoffs
 - maximize core utilization and memory bandwidth utilization
 - Device-specific
- Goal: Increase occupancy until one or the other is saturated

Pragmatic Strategy: Strike a Balance



template < class T >

__host__cudaError_t cudaOccupancyMaxActiveBlocksPerMultiprocessor (int* numBlocks, T func, int blockSize, size_t dynamicSMemSize) [inline]

Returns occupancy for a device function.

Parameters

numBlocks

- Returned occupancy

func

- Kernel function for which occupancy is calulated

blockSize

- Block size the kernel is intended to be launched with

dynamicSMemSize

- Per-block dynamic shared memory usage intended, in bytes

Parallel Memory Accesses

Coalesced main memory access (16/32x faster)

HW combines multiple warp memory accesses \rightarrow single coalesced access

Bank-conflict-free shared memory access (16/32)

No alignment or contiguity requirements CC 1.3: 16 different banks per half warp or same word CC 2.x+3.0 : 32 different banks + 1-word broadcast each

Parallel Memory Architecture

In a parallel machine, many threads access memory Therefore, memory is divided into banks Essential to achieve high bandwidth

Each bank can service one address per cycle A memory can service as many simultaneous accesses as it has banks

Multiple simultaneous accesses to a bank result in a bank conflict

Conflicting accesses are serialized



Coalesced Main Memory Accesses

single coalesced access



one and two coalesced accesses*



Bank Addressing Examples



Bank Addressing Examples



Linear Addressing

Given:

__shared__ float shared[256]; float foo =

shared[baseIndex + s *
threadIdx.x];

This is only bank-conflict-free if s shares no common factors with the number of banks 16 on G80, so s must be odd





Understanding u-arch resources is critical for optimization Need to balance threads, blocks, registers Memory level parallelism is sensitive to your access patterns! Often suffices to just explore parameter space