

Synchronization + Cache Coherence

Chris Rossbach + Calvin Lin

CS380p

Today

- Reminder: Homework & Reading
- Foundations
 - Synchronization Implementation
 - Cache coherence



Review: Schedules/Interleavings

Model of concurrent execution

- Interleave statements from each thread into a single thread
- If **any** interleaving yields incorrect results, synchronization is needed

Thread 1

```
tmp1 = x;  
tmp1 = tmp1 + 1;  
x = tmp1;
```


Thread 2

```
tmp2 = x;  
tmp2 = tmp2 + 1;  
x = tmp2;
```

Review: Schedules/Interleavings

Model of concurrent execution

- Interleave statements from each thread into a single thread
- If **any** interleaving yields incorrect results, synchronization is needed



If `X==0` initially, `X == 1` at the end. **WRONG result!**

Locks implement Mutual Exclusion

```
void increment() {  
    lock.acquire();  
    int temp = x;  
    temp = temp + 1;  
    x = temp;  
    lock.release();  
}
```

Mutual exclusion ensures only safe interleavings

- *But it limits concurrency, and hence scalability/performance*

Implementing Locks

```
int lock_value = 0;  
int* lock = &lock_value;
```

Implementing Locks

```
int lock_value = 0;  
int* lock = &lock_value;
```

```
lock::acquire() {  
    while (*lock == 1)  
        ; //spin  
    *lock = 1;  
}
```

Implementing Locks

```
int lock_value = 0;  
int* lock = &lock_value;
```

```
lock::acquire() {  
    while (*lock == 1)  
        ; //spin  
    *lock = 1;  
}
```

```
lock::release() {  
    *lock = 0;  
}
```

Implementing Locks

```
int lock_value = 0;  
int* lock = &lock_value;
```

```
lock::acquire() {  
    while (*lock == 1)  
        ; //spin  
    *lock = 1;  
}
```

```
lock::release() {  
    *lock = 0;  
}
```

What are the problem(s) with this?

- A. CPU usage
- B. Memory usage
- C. lock::acquire() latency
- D. Memory bus usage
- E. Does not work

Multiprocessor Cache Coherence


$$F = ma$$

Multiprocessor Cache Coherence


Physics | Concurrency

$$F = ma \sim \text{coherence}$$


Multiprocessor Cache Coherence




Multiprocessor Cache Coherence



Multiprocessor Cache Coherence




Multiprocessor Cache Coherence




- P1: read X
- P2: read X

Multiprocessor Cache Coherence




- P_1 : read X
- P_2 : read X

Multiprocessor Cache Coherence




- P_1 : read X
- P_2 : read X
- P_2 : $X++$

Multiprocessor Cache Coherence




- P_1 : read X
- P_2 : read X
- P_2 : $X++$

Multiprocessor Cache Coherence




- P_1 : read X
- P_2 : read X
- P_2 : $X++$
- P_3 : read X

Multiprocessor Cache Coherence





- P_1 : read X
- P_2 : read X
- P_2 : $X++$
- P_3 : read X


Multiprocessor Cache Coherence




Multiprocessor Cache Coherence




Multiprocessor Cache Coherence



Each cache line has a state (M, E, S, I)




Multiprocessor Cache Coherence




Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states




Multiprocessor Cache Coherence




Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states
- Initially → ‘I’ → Invalid




Multiprocessor Cache Coherence




Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states
- Initially → ‘I’ → Invalid
- Read one → ‘E’ → exclusive




Multiprocessor Cache Coherence




Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states
- Initially → ‘I’ → Invalid
- Read one → ‘E’ → exclusive
- Reads → ‘S’ → multiple copies possible




Multiprocessor Cache Coherence




Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states
- Initially → ‘I’ → Invalid
- Read one → ‘E’ → exclusive
- Reads → ‘S’ → multiple copies possible
- Write → ‘M’ → single copy → lots of cache coherence traffic




Multiprocessor Cache Coherence





Each cache line has a state (M, E, S, I)

- Processors “snoop” bus to maintain states
- Initially → ‘I’ → Invalid
- Read one → ‘E’ → exclusive
- Reads → ‘S’ → multiple copies possible
- Write → ‘M’ → single copy → lots of cache coherence traffic





Cache Coherence: single-thread



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Cache Coherence: single-thread



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Cache Coherence: single-thread



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Cache Coherence: single-thread



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence: single-thread





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
```



Cache Coherence: single-thread





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Lock Implementation & Cache Coherence

Cache Coherence Action Zone





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Lock Implementation & Cache Coherence




Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

10




Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Lock Implementation & Cache Coherence

}




Cache Coherence Action Zone



P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```




Lock Implementation & Cache Coherence

}

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

10




Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

10




Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```




Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

10



Cache Coherence Action Zone



P1


```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

SAFE!



P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

10



Cache Coherence Action Zone II





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II





P1

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II



P1



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II



P1



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Cache Coherence Action Zone II



P1



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Cache Coherence Action Zone II



P1



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Lock Implementation & Cache Coherence

Cache Coherence Action Zone II



P1



```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

P2

Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II





P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Cache Coherence Action Zone II



Cache Coherence Action Zone II



P2

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```


Lock Implementation & Cache Coherence

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```

Read-Modify-Write (RMW)

- ◆ Implementing locks requires read-modify-write operations
- ◆ Required effect is:
 - An atomic and isolated action
 1. read memory location **AND**
 2. write a new value to the location
 - RMW is *very tricky* in multi-processors
 - Cache coherence alone doesn't solve it

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
try: load lock, R0
    test R0
    bnz try
    store lock, 1
}
```



Essence of HW-supported RMW

```
// (straw-person lock impl)
// Initially, lock == 0 (unheld)
lock() {
    try:
}
}
```

Make this into a single
(atomic hardware instruction)

HW Support for Read-Modify-Write (RMW)

Test & Set	CAS	Exchange, locked increment/decrement,	LLSC: load-linked store-conditional
Most architectures	Many architectures	x86	PPC, Alpha, MIPS
<pre>int TST(addr) { atomic { ret = *addr; if(!*addr) *addr = 1; return ret; } }</pre>	<pre>bool cas(addr, old, new) { atomic { if(*addr == old) { *addr = new; return true; } return false; } }</pre>	<pre>int XCHG(addr, val) { atomic { ret = *addr; *addr = val; return ret; } }</pre>	<pre>bool LLSC(addr, val) { ret = *addr; atomic { if(*addr == ret) { *addr = val; return true; } return false; } }</pre>

HW Support for Read-Modify-Write (RMW)

Test & Set	CAS	Exchange, locked increment/decrement,	LLSC: load-linked store-conditional
Most architectures	Many architectures	x86	PPC, Alpha, MIPS
<pre>int TST(addr) { atomic { ret = *addr; if(!*addr) *addr = 1; return ret; } }</pre>	<pre>bool cas(addr, old, new) { atomic { if(*addr == old) { *addr = new; return true; } return false; } }</pre>	<pre>int XCHG(addr, val) { atomic { ret = *addr; *addr = val; return ret; } }</pre>	<pre>bool LLSC(addr, val) { ret = *addr; atomic { if(*addr == ret) { *addr = val; return true; } return false; } }</pre>
	<pre>void CAS_lock(lock) { while(CAS(&lock, 0, 1) != true); }</pre>		

HW Support for Read-Modify-Write (RMW)

Test & Set	CAS	Exchange, locked increment/decrement,	LLSC: load-linked store-conditional
Most architectures	Many architectures	x86	PPC, Alpha, MIPS
<pre>int TST(addr) { atomic { ret = *addr; if(!*addr) *addr = 1; return ret; } }</pre>	<pre>bool cas(addr, old, new) { atomic { if(*addr == old) { *addr = new; return true; } return false; } }</pre>	<pre>int XCHG(addr, val) { atomic { ret = *addr; *addr = val; return ret; } }</pre>	<pre>bool LLSC(addr, val) { ret = *addr; atomic { if(*addr == ret) { *addr = val; return true; } return false; } }</pre>

HW Support for RMW: LL-SC

LLSC: load-linked store-conditional

PPC, Alpha, MIPS

```
bool LLSC(addr, val) {
    ret = *addr;
    atomic {
        if(*addr == ret) {
            *addr = val;
            return true;
        }
        return false;
    }
```

- load-linked is a load that is “linked” to a subsequent store-conditional
- Store-conditional only succeeds if value from linked-load is unchanged

HW Support for RMW: LL-SC

LLSC: load-linked store-conditional


PPC, Alpha, MIPS

```
bool LLSC(addr, val) {
    ret = *addr;
    atomic {
        if(*addr == ret) {
            *addr = val;
            return true;
        }
    }
    return false;
}
```

```
void LLSC_lock(lock) {
    while(1) {
        old = load-linked(lock);
        if(old == 0 && store-cond(lock, 1))
            return;
    }
}
```


- load-linked is a load that is “linked” to a subsequent store-conditional
- Store-conditional only succeeds if value from linked-load is unchanged

LLSC Lock Action Zone




```
P1
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```

```
P2
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```



LLSC Lock Action Zone




P1

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

LLSC Lock Action Zone




P1

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

LLSC Lock Action Zone




P1


```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```



LLSC Lock Action Zone




P1


```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```




LLSC Lock Action Zone II




```
P1
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```

```
P2
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```



LLSC Lock Action Zone II




P1


```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```




LLSC Lock Action Zone II




```
P1
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```

```
P2
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```




LLSC Lock Action Zone II




```
P1  
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

```
P2  
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```



LLSC Lock Action Zone II




P1


```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```



LLSC Lock Action Zone II




P1


```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```

P2

```
lock(lock) {  
    while(1) {  
        old = ll(lock);  
        if(old == 0)  
            if(sc(lock, 1))  
                return;  
    }  
}
```



LLSC Lock Action Zone II



```
P1
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```

```
P2
lock(lock) {
    while(1) {
        old = ll(lock);
        if(old == 0)
            if(sc(lock, 1))
                return;
    }
}
```

