


# Systems I

## Datapath Design II

### Topics

- Control flow instructions
- Hardware for sequential machine (SEQ)

# Executing Jumps



## Fetch

- Read 5 bytes
- Increment PC by 5

## Decode

- Do nothing

## Execute

- Determine whether to take branch based on jump condition and condition codes

## Memory

- Do nothing

## Write back

- Do nothing

## PC Update

- Set PC to Dest if branch taken or to incremented PC if not branch


# Stage Computation: Jumps

| jXX Dest   |  |
|------------|--|
| Fetch      | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$<br>$\text{valC} \leftarrow M_4[\text{PC+1}]$<br>$\text{valP} \leftarrow \text{PC+5}$ |
| Decode     |  |
| Execute    | $Bch \leftarrow \text{Cond(CC,ifun)}$  |
| Memory     |  |
| Write back |  |
| PC update  | $\text{PC} \leftarrow Bch ? \text{valC} : \text{valP}$   |

Read instruction byte  
Read destination address  
Fall through address  
Take branch?  
Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

# Executing call



## Fetch

- Read 5 bytes
- Increment PC by 5

## Decode

- Read stack pointer

## Execute

- Decrement stack pointer by 4

## Memory

- Write incremented PC to new value of stack pointer

## Write back

- Update stack pointer

## PC Update


- Set PC to Dest

# Stage Computation: call

|            |  |   |
|------------|--|---|
|            | call Dest  |   |
| Fetch      | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$<br>$\text{valC} \leftarrow M_4[\text{PC}+1]$<br>$\text{valP} \leftarrow \text{PC}+5$ | Read instruction byte<br>Read destination address<br>Compute return point |
| Decode     | $\text{valB} \leftarrow R[\%esp]$  | Read stack pointer  |
| Execute    | $\text{valE} \leftarrow \text{valB} + -4$  | Decrement stack pointer   |
| Memory     | $M_4[\text{valE}] \leftarrow \text{valP}$  | Write return value on stack   |
| Write back | $R[\%esp] \leftarrow \text{valE}$  | Update stack pointer  |
| PC update  | $\text{PC} \leftarrow \text{valC}$   | Set PC to destination   |

- Use ALU to decrement stack pointer
- Store incremented PC

# Executing ret



## Fetch

- Read 1 byte

## Decode

- Read stack pointer

## Execute

- Increment stack pointer by 4

## Memory

- Read return address from old stack pointer

## Write back

- Update stack pointer

## PC Update

- Set PC to return address

# Stage Computation: `ret`

| ret        |  |
|------------|--|
| Fetch      | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$                          |
| Decode     | $\text{valA} \leftarrow R[\%esp]$<br>$\text{valB} \leftarrow R[\%esp]$ |
| Execute    | $\text{valE} \leftarrow \text{valB} + 4$                               |
| Memory     | $\text{valM} \leftarrow M_4[\text{valA}]$                              |
| Write back | $R[\%esp] \leftarrow \text{valE}$                                      |
| PC update  | $\text{PC} \leftarrow \text{valM}$                                     |

- Use ALU to increment stack pointer
- Read return address from memory

# Computation Steps

|            |            | OPI rA, rB                                    |                             |
|------------|------------|---|-----------------------------|
| Fetch      | icode,ifun | $\text{icode:ifun} \leftarrow M_1[\text{PC}]$ | Read instruction byte       |
|            | rA,rB      | $\text{rA:rB} \leftarrow M_1[\text{PC+1}]$    | Read register byte          |
|            | valC       |   | [Read constant word]        |
|            | valP       | $\text{valP} \leftarrow \text{PC+2}$          | Compute next PC             |
| Decode     | valA, srcA | $\text{valA} \leftarrow R[\text{rA}]$         | Read operand A              |
|            | valB, srcB | $\text{valB} \leftarrow R[\text{rB}]$         | Read operand B              |
| Execute    | valE       | $\text{valE} \leftarrow \text{valB OP valA}$  | Perform ALU operation       |
|            | Cond code  | Set CC  | Set condition code register |
| Memory     | valM       |   | [Memory read/write]         |
| Write back | dstE       | $R[\text{rB}] \leftarrow \text{valE}$         | Write back ALU result       |
|            | dstM       |   | [Write back memory result]  |
| PC update  | PC         | $\text{PC} \leftarrow \text{valP}$            | Update PC                   |

- All instructions follow same general pattern
- Differ in what gets computed on each step

# Computation Steps

|            |            |                                 |                           |
|------------|------------|---------------------------------|---------------------------|
|            |            | call Dest                       |                           |
| Fetch      | icode,ifun | $icode:ifun \leftarrow M_1[PC]$ | Read instruction byte     |
|            | rA,rB      |                                 | [Read register byte]      |
|            | valC       | $valC \leftarrow M_4[PC+1]$     | Read constant word        |
|            | valP       | $valP \leftarrow PC+5$          | Compute next PC           |
| Decode     | valA, srcA |                                 | [Read operand A]          |
|            | valB, srcB | $valB \leftarrow R[%esp]$       | Read operand B            |
| Execute    | valE       | $valE \leftarrow valB + -4$     | Perform ALU operation     |
|            | Cond code  |                                 | [Set condition code reg.] |
| Memory     | valM       | $M_4[valE] \leftarrow valP$     | [Memory read/write]       |
| Write back | dstE       | $R[%esp] \leftarrow valE$       | [Write back ALU result]   |
|            | dstM       |                                 | Write back memory result  |
| PC update  | PC         | $PC \leftarrow valC$            | Update PC                 |

- All instructions follow same general pattern
- Differ in what gets computed on each step

# Computed Values

## Fetch

|       |                      |
|-------|----------------------|
| icode | Instruction code     |
| ifun  | Instruction function |
| rA    | Instr. Register A    |
| rB    | Instr. Register B    |
| valC  | Instruction constant |
| valP  | Incremented PC       |

## Decode

|      |                        |
|------|------------------------|
| srcA | Register ID A          |
| srcB | Register ID B          |
| dstE | Destination Register E |
| dstM | Destination Register M |
| valA | Register value A       |
| valB | Register value B       |

## Execute

- valE ALU result
- Bch Branch flag


## Memory

- valM Value from memory

# SEQ Hardware

## Key

- Blue boxes: predefined hardware blocks
  - E.g., memories, ALU
- Gray boxes: control logic
  - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



# Summary

## Today

- Control flow instructions
- Hardware for sequential machine (SEQ)

## Next time

- Control logic for instruction execution
- Timing and clocking


# Systems I

## Datapath Design III

### Topics

- Control logic for instruction execution
- Timing and clocking


# Fetch Logic



## Predefined Blocks

- **PC:** Register containing PC
- **Instruction memory:** Read 6 bytes (PC to PC+5)
- **Split:** Divide instruction byte into iCode and ifun
- **Align:** Get fields for rA, rB, and valC


# Fetch Logic



## Control Logic

- Instr. Valid: Is this instruction valid?
- Need regids: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?

# Fetch Control Logic



```

bool need_regs = 
    icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
               IIRMOVL, IRMMOVL, IMRMOVL };

bool instr_valid = icode in
    { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
      IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
  
```


# Decode Logic

## Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)

## Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



# A Source

|        |                   |                    |
|--------|-------------------|--------------------|
|        | OPI rA, rB        |                    |
| Decode | valA ← R[rA]      | Read operand A     |
|        | rmrmovl rA, D(rB) |                    |
| Decode | valA ← R[rA]      | Read operand A     |
|        | popl rA           |                    |
| Decode | valA ← R[%esp]    | Read stack pointer |
|        | jXX Dest          |                    |
| Decode |                   | No operand         |
|        | call Dest         |                    |
| Decode |                   | No operand         |
|        | ret               |                    |
| Decode | valA ← R[%esp]    | Read stack pointer |

```
int srcA = [
    icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
    icode in { IPOPL, IRET } : RESP;
    1 : RNONE; # Don't need register
];
```

# E Destination

|            |                  |                      |
|------------|------------------|----------------------|
|            | OPI rA, rB       |                      |
| Write-back | R[rB] ← valE     | Write back result    |
|            | rmmovl rA, D(rB) |                      |
| Write-back |                  | None                 |
|            | popl rA          |                      |
| Write-back | R[%esp] ← valE   | Update stack pointer |
|            | jXX Dest         |                      |
| Write-back |                  | None                 |
|            | call Dest        |                      |
| Write-back | R[%esp] ← valE   | Update stack pointer |
|            | ret              |                      |
| Write-back | R[%esp] ← valE   | Update stack pointer |

```
int dstE = [
    icode in { IRRMOVL, IIRMOVL, IOPL} : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE;  # Don't need register
];
```


# Execute Logic

## Units

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- bcond
  - Computes branch flag

## Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



# ALU A Input

|         |  |                           |
|---------|--|---------------------------|
|         | OPI rA, rB   |                           |
| Execute | $\text{valE} \leftarrow \text{valB OP valA}$       | Perform ALU operation     |
|         | rmmovl rA, D(rB)                                   |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + \text{valC}$ | Compute effective address |
|         | popl rA  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + 4$           | Increment stack pointer   |
|         | jXX Dest   |                           |
| Execute |  | No operation              |
|         | call Dest  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + -4$          | Decrement stack pointer   |
|         | ret  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + 4$           | Increment stack pointer   |

```
int aluA = [
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IIRMOVL, IRMMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];
```

# ALU Operation

|         |  |                           |
|---------|--|---------------------------|
|         | OPI rA, rB   |                           |
| Execute | $\text{valE} \leftarrow \text{valB OP valA}$       | Perform ALU operation     |
|         | rmmovl rA, D(rB)                                   |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + \text{valC}$ | Compute effective address |
|         | popl rA  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + 4$           | Increment stack pointer   |
|         | jXX Dest   |                           |
| Execute |  | No operation              |
|         | call Dest  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + -4$          | Decrement stack pointer   |
|         | ret  |                           |
| Execute | $\text{valE} \leftarrow \text{valB} + 4$           | Increment stack pointer   |

```
int alufun = [
    icode == IOPL : ifun;
    1 : ALUADD;
];
```


# Memory Logic

## Memory

- Reads or writes memory word

## Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



# Memory Address

|        |   |                             |
|--------|---|-----------------------------|
|        | OPI rA, rB                                |                             |
| Memory |   | No operation                |
|        | rmmovl rA, D(rB)                          |                             |
| Memory | $M_4[\text{valE}] \leftarrow \text{valA}$ | Write value to memory       |
|        | popl rA                                   |                             |
| Memory | $\text{valM} \leftarrow M_4[\text{valA}]$ | Read from stack             |
|        | jXX Dest                                  |                             |
| Memory |   | No operation                |
|        | call Dest                                 |                             |
| Memory | $M_4[\text{valE}] \leftarrow \text{valP}$ | Write return value on stack |
|        | ret                                       |                             |
| Memory | $\text{valM} \leftarrow M_4[\text{valA}]$ | Read return address         |

```
int mem_addr = [
    icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
];
```

# Memory Read


|                  |   |
|------------------|---|
| OPI rA, rB       | No operation                              |
| Memory           |   |
| rmmovl rA, D(rB) | Write value to memory                     |
| Memory           | $M_4[\text{valE}] \leftarrow \text{valA}$ |
| popl rA          | Read from stack                           |
| Memory           | $\text{valM} \leftarrow M_4[\text{valA}]$ |
| jXX Dest         | No operation                              |
| Memory           |   |
| call Dest        | Write return value on stack               |
| Memory           | $M_4[\text{valE}] \leftarrow \text{valP}$ |
| ret              | Read return address                       |
| Memory           | $\text{valM} \leftarrow M_4[\text{valA}]$ |

```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

# PC Update Logic

## New PC

- Select next value of PC




# PC Update

|           |                                   |                          |
|-----------|-----------------------------------|--------------------------|
|           | OPI rA, rB                        |                          |
| PC update | PC $\leftarrow$ valP              | Update PC                |
|           | rmmovl rA, D(rB)                  |                          |
| PC update | PC $\leftarrow$ valP              | Update PC                |
|           | popl rA                           |                          |
| PC update | PC $\leftarrow$ valP              | Update PC                |
|           | jXX Dest                          |                          |
| PC update | PC $\leftarrow$ Bch ? valC : valP | Update PC                |
|           | call Dest                         |                          |
| PC update | PC $\leftarrow$ valC              | Set PC to destination    |
|           | ret                               |                          |
| PC update | PC $\leftarrow$ valM              | Set PC to return address |

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Bch : valC;
    icode == IRET : valM;
    1 : valP;
];
```

# SEQ Operation



## State



- **PC register**
- **Cond. Code register**
- **Data memory**
- **Register file**

*All updated as clock rises*

## Combinational Logic



- **ALU**
- **Control logic**
- **Memory reads**
  - **Instruction memory**
  - **Register file**
  - **Data memory**

# SEQ Operation #2





- **state set according to second irmovl instruction**
- **combinational logic starting to react to state changes**

# SEQ Operation #3





- state set according to second `irmovl` instruction
- combinational logic generates results for `addl` instruction

# SEQ Operation #4



- state set according to addl instruction
- combinational logic starting to react to state changes

# SEQ Operation #5



- state set according to `addl` instruction
- combinational logic generates results for `je` instruction

# SEQ Summary

## Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

## Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle