

# Systems I

## Datapath Design I

### Topics

- Sequential instruction execution cycle
- Instruction mapping to hardware
- Instruction decoding

# Overview

## How do we build a digital computer?

- Hardware building blocks: digital logic primitives
- Instruction set architecture: what HW must implement

## Principled approach

- Hardware designed to implement one instruction at a time
  - Plus connect to next instruction
- Decompose each instruction into a series of steps
  - Expect that most steps will be common to many instructions

## Extend design from there

- Overlap execution of multiple instructions (pipelining)
  - Later in this course
- Parallel execution of many instructions
  - In more advanced computer architecture course


# Y86 Instruction Set

Byte	0	1	2	3	4	5	
nop	0	0					
halt	1	0					
rrmovl rA, rB	2	0	rA	rB			
irmovl V, rB	3	0	8	rB	V		
rmmovl rA, D(rB)	4	0	rA	rB	D		
mrmmovl D(rB), rA	5	0	rA	rB	D		
OpI rA, rB	6	fn	rA	rB			
jXX Dest	7	fn	Dest				
call Dest	8	0	Dest				
ret	9	0					
pushl rA	A	0	rA	8			
popl rA	B	0	rA	8			
							addl 6 0
							subl 6 1
							andl 6 2
							xorl 6 3
							jmp 7 0
							jle 7 1
							jnl 7 2
							je 7 3
							jne 7 4
							jge 7 5
							jg 7 6

# Building Blocks


## Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



## Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



# Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
  - Parts we want to explore and modify

## Data Types

- `bool`: Boolean
  - `a, b, c, ...`
- `int`: words
  - `A, B, C, ...`
  - Does not specify word size---bytes, 32-bit words, ...

## Statements

- `bool a = bool-expr ;`
- `int A = int-expr ;`

# HCL Operations

- Classify by type of value returned

## Boolean Expressions

- Logic Operations

- `a && b, a || b, !a`

- Word Comparisons

- `A == B, A != B, A < B, A <= B, A >= B, A > B`

- Set Membership

- `A in { B, C, D }`

- » Same as `A == B || A == C || A == D`

## Word Expressions

- Case expressions

- `[ a : A; b : B; c : C ]`

- Evaluate test expressions `a, b, c, ...` in sequence

- Return word expression `A, B, C, ...` for first successful test

# An Abstract Processor

What does a processor do?

Consider a processor that only executes nops.

```
void be_a_processor(unsigned int pc,  
                   unsigned char* mem) {  
    while(1) {  
        char opcode = mem[pc];  
        assert(opcode == NOP);  
        pc = pc + 1;  
    }  
}
```

**Fetch**

**Decode**

**Execute**

# An Abstract Processor

Executes nops and absolute jumps

```
void be_a_processor(unsigned int pc,  
                    unsigned char* mem) {  
    while(1) {  
        char opcode = mem[pc];  
        switch (opcode) {  
            case NOP: pc++;  
            case JMP: pc = *(int*)&mem[(pc+1)];  
        }  
    }  
}
```

**Missing execute and memory access**




# SEQ Hardware Structure

## State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
  - Access same memory space
  - Data: for reading/writing program data
  - Instruction: for reading instructions

## Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



# SEQ Stages

## Fetch

- Read instruction from instruction memory

## Decode

- Read program registers

## Execute

- Compute value or address

## Memory


- Read or write data

## Write Back


- Write program registers

## PC

- Update program counter



# Instruction Decoding



## Instruction Format

- Instruction byte      icode:ifun
- Optional register byte      rA:rB
- Optional constant word      valC

# Executing Arith./Logical Operation



## Fetch

- Read 2 bytes

## Decode

- Read operand registers

## Execute

- Perform operation
- Set condition codes

## Memory

- Do nothing

## Write back

- Update register

## PC Update

- Increment PC by 2
- Why?

# Stage Computation: Arith/Log. Ops

	OPI rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$	Read instruction byte Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[rA]$	Read operand A
	valB $\leftarrow R[rB]$	Read operand B
Execute	valE $\leftarrow valB \text{ OP } valA$	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write back	R[rB] $\leftarrow valE$	Write back result
	PC update	PC $\leftarrow valP$

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

# Executing `rmmovl`

`rmmovl rA, D(rB)`

4	0	rA	rB	D
---	---	----	----	---

## Fetch

- Read 6 bytes

## Decode

- Read operand registers

## Execute

- Compute effective address

## Memory

- Write to memory

## Write back

- Do nothing

## PC Update

- Increment PC by 6

# Stage Computation: `rmmovl`

	<code>rmmovl rA, D(rB)</code>	
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_4[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+6$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	Read operand A Read operand B
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
Memory	$M_4[\text{valE}] \leftarrow \text{valA}$	Write value to memory
Write back		
PC update	$\text{PC} \leftarrow \text{valP}$	Update PC

- Use ALU for address computation

# Executing popl



## Fetch

- Read 2 bytes

## Decode

- Read stack pointer

## Execute

- Increment stack pointer by 4

## Memory

- Read from old stack pointer

## Write back

- Update stack pointer
- Write result to register

## PC Update

- Increment PC by 2



# Stage Computation: popl

	popl rA	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$	Read instruction byte Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[\%esp]$	Read stack pointer
	valB $\leftarrow R[\%esp]$	Read stack pointer
Execute	valE $\leftarrow valB + 4$	Increment stack pointer
Memory	valM $\leftarrow M_4[valA]$	Read from stack
Write back	R[%esp] $\leftarrow valE$	Update stack pointer
	R[rA] $\leftarrow valM$	Write back result
PC update	PC $\leftarrow valP$	Update PC

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

# Summary

## Today

- Sequential instruction execution cycle
- Instruction mapping to hardware
- Instruction decoding

## Next time

- Control flow instructions
- Hardware for sequential machine (SEQ)