• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Community
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
            • Edgesynth
              • Vl-edgesynth-stmt-p
              • Vl-edgetable-p
              • Vl-always-edgesynth
              • Vl-edgesynth-merge-data-ifs
              • Vl-assignstmtlist->controls
              • Vl-assignstmtlist->lhses
              • Vl-assignstmtlist->rhses
              • Vl-edgesynth-flatten-data-ifs
              • Vl-edgesynth-pattern-match
              • Nedgeflop
              • Vl-edgesynth-make-data-inputs
                • Vl-edgesynth-make-clock-inputs
                • Vl-edgesynth-stmt-clklift
                • Vl-edgesynth-blockelim
                • Vl-alwayslist-edgesynth
                • Vl-edgesynth-create
                • Vl-edgesynth-classify-iftest
                • Vl-module-edgesynth
                • Vl-edgesynth-normalize-ifs
                • Vl-edgesynth-delays-okp
                • Vl-edgesynth-stmt-assigns
                • Vl-make-edgetable
                • Vl-edgesynth-sort-edges
                • Vl-modulelist-edgesynth
                • Vl-modulelist-edgesynth-aux
                • Vl-assignstmtlist-p
                • Vl-edgesynth-edgelist-p
                • Vl-assigncontrols-p
                • Vl-edgesynth-stmt-conditions
                • Vl-edgesynth-edge-p
                • Vl-design-edgesynth
                • Vl-edgesynth-get-delay
                • Vl-edgesynth-iftype-p
                • Edge-tables
              • Stmtrewrite
              • Cblock
              • Vl-always-convert-regports
              • Vl-always-convert-regs
              • Stmttemps
              • Edgesplit
              • Vl-always-check-reg
              • Vl-convert-regs
              • Latchsynth
              • Vl-always-check-regs
              • Vl-match-always-at-some-edges
              • Unelse
              • Vl-always-convert-reg
              • Vl-design-always-backend
              • Vl-stmt-guts
              • Vl-always-convert-regport
              • Vl-always-scary-regs
              • Eliminitial
              • Ifmerge
              • Vl-edge-control-p
              • Elimalways
            • Gatesplit
            • Gate-elim
            • Expression-optimization
            • Elim-supplies
            • Wildelim
            • Drop-blankports
            • Clean-warnings
            • Addinstnames
            • Custom-transform-hooks
            • Annotate
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Edgesynth

    Vl-edgesynth-make-data-inputs

    Create (if necessary) temporary wires for the data inputs.

    Signature
    (vl-edgesynth-make-data-inputs 
         width target-name data-exprs loc delta) 
     
      → 
    (mv din-exprs delta)
    Arguments
    width — Width of the register.
        Guard (posp width).
    target-name — Name of the target register, for more useful name generation.
        Guard (stringp target-name).
    data-exprs — Right-hand side expressions for data inputs.
        Guard (vl-exprlist-p data-exprs).
    loc — Location for new module elements.
        Guard (vl-location-p loc).
    delta — A delta we're extending, for assignments, new nets, etc.
        Guard (vl-delta-p delta).
    Returns
    din-exprs — The new expressions to use as the data inputs.
        Type (vl-exprlist-p din-exprs), given the guard.
    delta — Updated delta with any additional stuff.
        Type (vl-delta-p delta), given the guard.

    Definitions and Theorems

    Function: vl-edgesynth-make-data-inputs

    (defun vl-edgesynth-make-data-inputs
           (width target-name data-exprs loc delta)
     (declare (xargs :guard (and (posp width)
                                 (stringp target-name)
                                 (vl-exprlist-p data-exprs)
                                 (vl-location-p loc)
                                 (vl-delta-p delta))))
     (let ((__function__ 'vl-edgesynth-make-data-inputs))
      (declare (ignorable __function__))
      (b*
       (((when (atom data-exprs))
         (mv nil delta))
        ((mv rest delta)
         (vl-edgesynth-make-data-inputs
              width target-name (cdr data-exprs)
              loc delta))
        ((when (equal (vl-expr->finalwidth (car data-exprs))
                      width))
         (mv (cons (car data-exprs) rest) delta))
        ((vl-delta delta) delta)
        (nf delta.nf)
        ((mv temp-name nf)
         (vl-namefactory-indexed-name (cat target-name "_din")
                                      nf))
        ((mv temp-expr temp-decl)
         (vl-occform-mkwire temp-name width
                            :loc loc))
        (temp-assign (make-vl-assign :lvalue temp-expr
                                     :expr (car data-exprs)
                                     :loc loc))
        (delta
           (change-vl-delta delta
                            :nf nf
                            :vardecls (cons temp-decl delta.vardecls)
                            :assigns (cons temp-assign delta.assigns))))
       (mv (cons temp-expr rest) delta))))

    Theorem: vl-exprlist-p-of-vl-edgesynth-make-data-inputs.din-exprs

    (defthm vl-exprlist-p-of-vl-edgesynth-make-data-inputs.din-exprs
      (implies (and (posp width)
                    (stringp target-name)
                    (vl-exprlist-p data-exprs)
                    (vl-location-p loc)
                    (vl-delta-p delta))
               (b* (((mv ?din-exprs ?delta)
                     (vl-edgesynth-make-data-inputs
                          width
                          target-name data-exprs loc delta)))
                 (vl-exprlist-p din-exprs)))
      :rule-classes :rewrite)

    Theorem: vl-delta-p-of-vl-edgesynth-make-data-inputs.delta

    (defthm vl-delta-p-of-vl-edgesynth-make-data-inputs.delta
      (implies (and (posp width)
                    (stringp target-name)
                    (vl-exprlist-p data-exprs)
                    (vl-location-p loc)
                    (vl-delta-p delta))
               (b* (((mv ?din-exprs ?delta)
                     (vl-edgesynth-make-data-inputs
                          width
                          target-name data-exprs loc delta)))
                 (vl-delta-p delta)))
      :rule-classes :rewrite)

    Theorem: vl-edgesynth-make-data-inputs-mvtypes-0

    (defthm vl-edgesynth-make-data-inputs-mvtypes-0
      (true-listp (mv-nth 0
                          (vl-edgesynth-make-data-inputs
                               width
                               target-name data-exprs loc delta)))
      :rule-classes :type-prescription)