• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Community
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
    • Sv
    • Fgl
    • Vwsim
    • Vl
      • Syntax
      • Loader
      • Warnings
      • Getting-started
      • Utilities
      • Printer
      • Kit
      • Mlib
      • Transforms
        • Unparameterization
        • Elaborate
        • Addnames
        • Annotate
          • Increment-elim
          • Make-implicit-wires
            • Shadowcheck
            • Implicit-wires-minutia
            • Implicit-wires-generate-scoping
              • Vl-modulelist-make-implicit-wires
              • Vl-interfacelist-make-implicit-wires
              • Vl-genelementlist-flatten
              • Vl-interface-make-implicit-wires
              • Vl-module-make-implicit-wires
              • Vl-design-make-implicit-wires-aux
              • Vl-design-make-implicit-wires
            • Vl-genbase-make-implicit-wires
            • Vl-expr-names-for-implicit
            • Vl-make-implicit-wires-main
            • Vl-implicitst
            • Vl-make-port-implicit-wires
            • Vl-import-update-implicit
            • Vl-blockitemlist-update-implicit
            • Vl-blockitem-update-implicit
            • Vl-make-ordinary-implicit-wires
            • Vl-remove-declared-wires
            • Vl-implicitsts-restore-fast-alists
            • Vl-genblock-under-cond-make-implicit-wires
            • Vl-collect-exprs-for-implicit-wires-from-namedargs
            • Vl-genblock-make-implicit-wires
            • Vl-collect-exprs-for-implicit-wires-from-portargs
            • Vl-collect-exprs-for-implicit-wires-from-namedarg
            • Vl-gateinst-exprs-for-implicit-wires
            • Vl-modinst-exprs-for-implicit-wires
            • Vl-genelementlist-make-implicit-wires
            • Vl-packagemap-find-name
          • Basic-bind-elim
          • Argresolve
          • Basicsanity
          • Portdecl-sign
          • Enum-names
          • Port-resolve
          • Udp-elim
          • Vl-annotate-design
          • Vl-annotate-module
        • Clean-warnings
        • Eliminitial
        • Custom-transform-hooks
        • Problem-modules
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Implicit-wires-generate-scoping

Vl-design-make-implicit-wires

Signature

(vl-design-make-implicit-wires x) → new-x

Arguments

x — Guard (vl-design-p x).

Returns

new-x — Type (vl-design-p new-x).

Definitions and Theorems

Function: vl-design-make-implicit-wires

(defun vl-design-make-implicit-wires (x)
  (declare (xargs :guard (vl-design-p x)))
  (let ((__function__ 'vl-design-make-implicit-wires))
    (declare (ignorable __function__))
    (vl-shadowcheck-design (vl-design-make-implicit-wires-aux x))))

Theorem: vl-design-p-of-vl-design-make-implicit-wires

(defthm vl-design-p-of-vl-design-make-implicit-wires
  (b* ((new-x (vl-design-make-implicit-wires x)))
    (vl-design-p new-x))
  :rule-classes :rewrite)

Theorem: vl-design-make-implicit-wires-of-vl-design-fix-x

(defthm vl-design-make-implicit-wires-of-vl-design-fix-x
  (equal (vl-design-make-implicit-wires (vl-design-fix x))
         (vl-design-make-implicit-wires x)))

Theorem: vl-design-make-implicit-wires-vl-design-equiv-congruence-on-x

(defthm
      vl-design-make-implicit-wires-vl-design-equiv-congruence-on-x
  (implies (vl-design-equiv x x-equiv)
           (equal (vl-design-make-implicit-wires x)
                  (vl-design-make-implicit-wires x-equiv)))
  :rule-classes :congruence)